Thanks.


-----------------------------------
Wissenschaftliche Hilfskraft
Technische Universität Dresden
Fakultät Informatik
Institut für Technische Informatik
Lehrstuhl VLSI-Entwurfssysteme, Diagnostik und Architektur        
01062 Dresden, GERMANY
Tel.:  +49 351 463-38451                                       Fax:  +49 351 463-38324
E-Mail: [email protected]  
WWW:    http://vlsi-eda.inf.tu-dresden.de

-------- Ursprüngliche Nachricht --------
Von: Tristan Gingold
Datum:10.09.2015 20:29 (GMT+01:00)
An: [email protected]
Betreff: Re: [Ghdl-discuss] Bound check failure in std_logic_1164_body.v93

On 11/08/15 00:07, Lehmann, Patrick wrote:
> Hello,
>
> I implemented a new testbench for a UART receiver. As far as I can tell
> this testbench works fine
>
> in ISE Simulator. After some tests, I changed my automated testbench
> script to use GHDL, vSim and xSim.
>
> I get this message reported for GHDL (0.33dev):

[...]

>    running simulation...
>
>      command: C:\Tools\GHDL\0.33dev\bin\ghdl.exe -r -P. --std=93
> --syn-binding --work=test uart_rx_tb
>
> ERROR while executing ghdl command: C:\Tools\GHDL\0.33dev\bin\ghdl.exe
> -r -P. --std=93 --syn-binding --work=test uart_rx_tb
>
> Return Code: 1
>
> --------------------------------------------------------------------------------
>
> C:\Tools\GHDL\0.33dev\bin\ghdl.exe:error: bound check failure at
> std_logic_1164_body.v93:174
>
> C:\Tools\GHDL\0.33dev\bin\ghdl.exe:error: simulation failed
>
> There are no errors at analysis time. When running the simulation a
> bound check failed. The red lines are the original output from GHDL.

This issue is now fixed.  Thank you for the report.

Tristan.


_______________________________________________
Ghdl-discuss mailing list
[email protected]
https://mail.gna.org/listinfo/ghdl-discuss

Attachment: smime.p7s
Description: S/MIME Cryptographic Signature

_______________________________________________
Ghdl-discuss mailing list
[email protected]
https://mail.gna.org/listinfo/ghdl-discuss

Reply via email to