On Fri, 29 Jul 2011 10:50:11 -0700, Jesse Barnes <jbar...@virtuousgeek.org> wrote:
> + flags |= FDI_PHASE_SYNC_OVR(pipe); > + I915_WRITE(SOUTH_CHICKEN1, flags); /* once to unlock... */ > + flags |= FDI_PHASE_SYNC_EN(pipe); > + I915_WRITE(SOUTH_CHICKEN1, flags); /* then again to enable */ > + POSTING_READ(SOUTH_CHICKEN1); > +} ooh, this even makes the sequence of two writes sound sensible. Reviewed-by: Keith Packard <kei...@keithp.com> You didn't happen to check the register values after doing this, did you? Just to verify that all of the crazy math works, given that we can't actually test whether this fixes anything. -- keith.pack...@intel.com
pgpY4vR23uzpS.pgp
Description: PGP signature
_______________________________________________ Intel-gfx mailing list Intel-gfx@lists.freedesktop.org http://lists.freedesktop.org/mailman/listinfo/intel-gfx
