Program vblank register for mipi dsi in video mode
on TGL.

Signed-off-by: Vandita Kulkarni <vandita.kulka...@intel.com>
---
 drivers/gpu/drm/i915/display/icl_dsi.c | 9 +++++++++
 1 file changed, 9 insertions(+)

diff --git a/drivers/gpu/drm/i915/display/icl_dsi.c 
b/drivers/gpu/drm/i915/display/icl_dsi.c
index a42348be0438..7b8fdb16b651 100644
--- a/drivers/gpu/drm/i915/display/icl_dsi.c
+++ b/drivers/gpu/drm/i915/display/icl_dsi.c
@@ -862,6 +862,15 @@ gen11_dsi_set_transcoder_timings(struct intel_encoder 
*encoder,
                dsi_trans = dsi_port_to_transcoder(port);
                I915_WRITE(VSYNCSHIFT(dsi_trans), vsync_shift);
        }
+
+       /* program TRANS_VBLANK register, should be same as vtotal programmed */
+       if (INTEL_GEN(dev_priv) >= 12) {
+               for_each_dsi_port(port, intel_dsi->ports) {
+                       dsi_trans = dsi_port_to_transcoder(port);
+                       I915_WRITE(VBLANK(dsi_trans),
+                                  (vactive - 1) | ((vtotal - 1) << 16));
+               }
+       }
 }
 
 static void gen11_dsi_enable_transcoder(struct intel_encoder *encoder)
-- 
2.21.0.5.gaeb582a

_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

Reply via email to