RE: [PATCH v1 1/1] drm/i915/display: Implement Wa_16024710867

Thu, 22 Jan 2026 01:29:27 -0800 


> -----Original Message-----
> From: Kandpal, Suraj <[email protected]>
> Sent: 22 January 2026 11:43
> To: Golani, Mitulkumar Ajitkumar <[email protected]>;
> [email protected]
> Cc: [email protected]; Golani, Mitulkumar Ajitkumar
> <[email protected]>
> Subject: RE: [PATCH v1 1/1] drm/i915/display: Implement Wa_16024710867
> 
> > Cc: [email protected]; Golani, Mitulkumar Ajitkumar
> > <[email protected]>
> > Subject: [PATCH v1 1/1] drm/i915/display: Implement Wa_16024710867
> >
> > Reject PTL+ platforms in intel_ddi_port_sync_transcoders, As port sync
> > feature is deprecated from PTL onwards.
> 
> Instean of using PTL  use official graphic display names XE3LPD here

Ok. I will update in next revision.
> 
> >
> > Signed-off-by: Mitul Golani <[email protected]>
> > ---
> >  drivers/gpu/drm/i915/display/intel_ddi.c | 5 ++++-
> >  1 file changed, 4 insertions(+), 1 deletion(-)
> >
> > diff --git a/drivers/gpu/drm/i915/display/intel_ddi.c
> > b/drivers/gpu/drm/i915/display/intel_ddi.c
> > index d8739e2bb004..be774c6d24e7 100644
> > --- a/drivers/gpu/drm/i915/display/intel_ddi.c
> > +++ b/drivers/gpu/drm/i915/display/intel_ddi.c
> > @@ -4588,8 +4588,11 @@ intel_ddi_port_sync_transcoders(const struct
> > intel_crtc_state *ref_crtc_state,
> >     /*
> >      * We don't enable port sync on BDW due to missing w/as and
> >      * due to not having adjusted the modeset sequence appropriately.
> > +    *
> > +    * Wa_16024710867
> > +    * "Deprecate port sync support for PTL+"
> 
> No need for the ""'
> Same comment for PTL that I gave above
> 
> >      */
> > -   if (DISPLAY_VER(display) < 9)
> > +   if (DISPLAY_VER(display) < 9 || DISPLAY_VER(display) >= 30)
> 
> You need to use IS_DISPLAY_VER function  here

Ok. I will update in next revision.
> 
> Regards,
> Suraj Kandpal
> 
> >             return 0;
> >
> >     if (!intel_crtc_has_type(ref_crtc_state, INTEL_OUTPUT_DP))
> > --
> > 2.48.1























					Reply via email to