On Mon, Feb 02, 2026 at 06:43:18PM -0300, Gustavo Sousa wrote:
> Xe3p_LPG supports multi-queue on both CCS and BCS. Add the necessary
> multi_queue_engine_class_mask to enable that feature.
> 
> Bspec: 74110
> Signed-off-by: Gustavo Sousa <[email protected]>

As mentioned previously, I think we can just squash this into the
general IP definition; no real need to keep it as a separate patch.


Matt

> ---
>  drivers/gpu/drm/xe/xe_pci.c | 1 +
>  1 file changed, 1 insertion(+)
> 
> diff --git a/drivers/gpu/drm/xe/xe_pci.c b/drivers/gpu/drm/xe/xe_pci.c
> index edca562462fa..9bcf7c067479 100644
> --- a/drivers/gpu/drm/xe/xe_pci.c
> +++ b/drivers/gpu/drm/xe/xe_pci.c
> @@ -108,6 +108,7 @@ static const struct xe_graphics_desc graphics_xe2 = {
>  
>  static const struct xe_graphics_desc graphics_xe3p = {
>       XE2_GFX_FEATURES,
> +     .multi_queue_engine_class_mask = BIT(XE_ENGINE_CLASS_COPY) | 
> BIT(XE_ENGINE_CLASS_COMPUTE),
>  };
>  
>  static const struct xe_graphics_desc graphics_xe3p_xpc = {
> 
> -- 
> 2.52.0
> 

-- 
Matt Roper
Graphics Software Engineer
Linux GPU Platform Enablement
Intel Corporation

Reply via email to