Hi, On Win32 and on other Unixes some compilers have possibilities to optimize instruction scheduling in the compiler for Pentium pipeline architecture etc... Does anything like this exist in GCC, to optimize the instruction stream for G4, G5 or G6 etc processors ?
Reinald
