> Fine with me. > > Is there any chance for the set of chipset dependent registers that are safe > to > be read when in D3 state to be documented ? >
I think except registers in PCI configuration, all other registers should be read in D0 state. ------Please consider the environment before printing this e-mail.
