Adds the exynos-pcie-phy binding for Exynos PCIe PHY.
This is for using generic PHY framework.

Signed-off-by: Jaehoon Chung <jh80.ch...@samsung.com>
---
 .../devicetree/bindings/phy/samsung-phy.txt        | 23 ++++++++++++++++++++++
 1 file changed, 23 insertions(+)

diff --git a/Documentation/devicetree/bindings/phy/samsung-phy.txt 
b/Documentation/devicetree/bindings/phy/samsung-phy.txt
index 9872ba8..1cbc15f 100644
--- a/Documentation/devicetree/bindings/phy/samsung-phy.txt
+++ b/Documentation/devicetree/bindings/phy/samsung-phy.txt
@@ -191,3 +191,26 @@ Example:
                usbdrdphy0 = &usb3_phy0;
                usbdrdphy1 = &usb3_phy1;
        };
+
+Samsung Exynos SoC series PCIe PHY controller
+--------------------------------------------------
+Required properties:
+- compatible : Should be set to "samsung,exynos5440-pcie-phy"
+- #phy-cells : Must be zero
+- reg : a register used by phy driver.
+
+Required properies for child node:
+- reg : a block register used by phy driver.
+
+Example:
+       pcie_phy0: pcie-phy@270000 {
+               #phy-cells = <0>;
+               compatible = "samsung,exynos5440-pcie-phy";
+               reg = <0x270000 0x1000>;
+               #address-cells = <1>;
+               #size-cells = <1>;
+               ranges;
+               block@271000 {
+                       reg = <0x271000 0x40>;
+               };
+       };
-- 
2.10.2

Reply via email to