Hi, On Mon, Dec 11, 2017 at 08:50:00AM +0100, Mylène Josserand wrote: > Add CCI-400 node and control-port on CPUs needed by MCPM (ie SMP). > > Signed-off-by: Mylène Josserand <[email protected]> > --- > arch/arm/boot/dts/sun8i-a83t.dtsi | 41 > +++++++++++++++++++++++++++++++++++++++ > 1 file changed, 41 insertions(+) > > diff --git a/arch/arm/boot/dts/sun8i-a83t.dtsi > b/arch/arm/boot/dts/sun8i-a83t.dtsi > index eeb2e7d0d6dc..3e2aad537972 100644 > --- a/arch/arm/boot/dts/sun8i-a83t.dtsi > +++ b/arch/arm/boot/dts/sun8i-a83t.dtsi > @@ -62,48 +62,56 @@ > compatible = "arm,cortex-a7"; > device_type = "cpu"; > reg = <0>; > + cci-control-port = <&cci_control0>; > }; > > cpu@1 { > compatible = "arm,cortex-a7"; > device_type = "cpu"; > reg = <1>; > + cci-control-port = <&cci_control0>; > }; > > cpu@2 { > compatible = "arm,cortex-a7"; > device_type = "cpu"; > reg = <2>; > + cci-control-port = <&cci_control0>; > }; > > cpu@3 { > compatible = "arm,cortex-a7"; > device_type = "cpu"; > reg = <3>; > + cci-control-port = <&cci_control0>; > }; > > cpu@100 { > compatible = "arm,cortex-a7"; > device_type = "cpu"; > reg = <0x100>; > + cci-control-port = <&cci_control1>; > }; > > cpu@101 { > compatible = "arm,cortex-a7"; > device_type = "cpu"; > reg = <0x101>; > + cci-control-port = <&cci_control1>; > }; > > cpu@102 { > compatible = "arm,cortex-a7"; > device_type = "cpu"; > reg = <0x102>; > + cci-control-port = <&cci_control1>; > }; > > cpu@103 { > compatible = "arm,cortex-a7"; > device_type = "cpu"; > reg = <0x103>; > + cci-control-port = <&cci_control1>; > }; > }; > > @@ -314,6 +322,39 @@ > status = "disabled"; > }; > > + cci: cci@1790000 {
You're not using that label, and you should order the node by physical
address.
> + compatible = "arm,cci-400";
> + #address-cells = <1>;
> + #size-cells = <1>;
> + reg = <0x01790000 0x1000>;
The size is 0x10000.
> + ranges = <0x0 0x01790000 0x10000>;
> +
> + cci_control0: slave-if@4000 {
> + compatible = "arm,cci-400-ctrl-if";
> + interface-type = "ace";
> + reg = <0x4000 0x1000>;
> + };
> +
> + cci_control1: slave-if@5000 {
> + compatible = "arm,cci-400-ctrl-if";
> + interface-type = "ace";
> + reg = <0x5000 0x1000>;
> + };
> +
> + pmu@9000 {
> + compatible = "arm,cci-400-pmu,r1";
> + reg = <0x9000 0x5000>;
> + interrupts = <GIC_SPI 132 IRQ_TYPE_LEVEL_HIGH>,
> + <GIC_SPI 133 IRQ_TYPE_LEVEL_HIGH>,
> + <GIC_SPI 134 IRQ_TYPE_LEVEL_HIGH>,
> + <GIC_SPI 135 IRQ_TYPE_LEVEL_HIGH>,
> + <GIC_SPI 151 IRQ_TYPE_LEVEL_HIGH>,
> + <GIC_SPI 152 IRQ_TYPE_LEVEL_HIGH>,
> + <GIC_SPI 153 IRQ_TYPE_LEVEL_HIGH>,
> + <GIC_SPI 154 IRQ_TYPE_LEVEL_HIGH>;
> + };
> + };
Maxime
--
Maxime Ripard, Free Electrons
Embedded Linux and Kernel engineering
http://free-electrons.com
signature.asc
Description: PGP signature
