[PATCH 1/3] intel-iommu: add some traces for PSIs

[Peter Xu]

It is helpful to debug and triage PSI notification missings.

Signed-off-by: Peter Xu <pet...@redhat.com>
---
 drivers/iommu/dmar.c        | 3 +++
 drivers/iommu/intel-iommu.c | 3 +++
 2 files changed, 6 insertions(+)

diff --git a/drivers/iommu/dmar.c b/drivers/iommu/dmar.c
index 9a7ffd13c7f0..62ae26c3f7b7 100644
--- a/drivers/iommu/dmar.c
+++ b/drivers/iommu/dmar.c
@@ -1325,6 +1325,9 @@ void qi_flush_iotlb(struct intel_iommu *iommu, u16 did, 
u64 addr,
        struct qi_desc desc;
        int ih = 0;
 
+       pr_debug("%s: iommu %d did %u addr 0x%llx order %u type %llx\n",
+                __func__, iommu->seq_id, did, addr, size_order, type);
+
        if (cap_write_drain(iommu->cap))
                dw = 1;
 
diff --git a/drivers/iommu/intel-iommu.c b/drivers/iommu/intel-iommu.c
index 582fd01cb7d1..a64da83e867c 100644
--- a/drivers/iommu/intel-iommu.c
+++ b/drivers/iommu/intel-iommu.c
@@ -1396,6 +1396,9 @@ static void __iommu_flush_iotlb(struct intel_iommu 
*iommu, u16 did,
        u64 val = 0, val_iva = 0;
        unsigned long flag;
 
+       pr_debug("%s: iommu %d did %u addr 0x%llx order %u type %llx\n",
+                __func__, iommu->seq_id, did, addr, size_order, type);
+
        switch (type) {
        case DMA_TLB_GLOBAL_FLUSH:
                /* global flush doesn't need set IVA_REG */
-- 
2.14.3