Quoting A.s. Dong (2018-11-14 05:01:56)
> i.MX7ULP Clock functions are under joint control of the System
> Clock Generation (SCG) modules, Peripheral Clock Control (PCC)
> modules, and Core Mode Controller (CMC)1 blocks
> 
> Note IMX7ULP has two clock domains: M4 and A7. This binding doc
> is only for A7 clock domain.
> 
> Cc: Rob Herring <[email protected]>
> Cc: Mark Rutland <[email protected]>
> Cc: Stephen Boyd <[email protected]>
> Cc: Michael Turquette <[email protected]>
> Cc: Shawn Guo <[email protected]>
> Cc: Anson Huang <[email protected]>
> Cc: Bai Ping <[email protected]>
> Signed-off-by: Dong Aisheng <[email protected]>
> 
> ---

Applied to clk-next

Reply via email to