On Fri, Jul 03, 2020 at 03:11:32PM +0530, Rajendra Nayak wrote:
> Add the power domain supporting performance state and the corresponding
> OPP tables for the qspi device on sdm845
> 
> Signed-off-by: Rajendra Nayak <rna...@codeaurora.org>

Reviewed-by: Matthias Kaehlcke <m...@chromium.org>

Reply via email to