This patch enables CAN0 interface exposed through connector J20 on the
carrier board.

Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad...@bp.renesas.com>
Reviewed-by: Chris Paterson <chris.paters...@renesas.com>
---
 arch/arm/boot/dts/r8a7742-iwg21d-q7.dts | 21 +++++++++++++++++++++
 1 file changed, 21 insertions(+)

diff --git a/arch/arm/boot/dts/r8a7742-iwg21d-q7.dts 
b/arch/arm/boot/dts/r8a7742-iwg21d-q7.dts
index e709a132f2f7..070fc9729b39 100644
--- a/arch/arm/boot/dts/r8a7742-iwg21d-q7.dts
+++ b/arch/arm/boot/dts/r8a7742-iwg21d-q7.dts
@@ -198,6 +198,13 @@
        };
 };
 
+&can0 {
+       pinctrl-0 = <&can0_pins>;
+       pinctrl-names = "default";
+
+       status = "okay";
+};
+
 &cmt0 {
        status = "okay";
 };
@@ -214,6 +221,15 @@
        };
 };
 
+&gpio1 {
+       can-trx-en-gpio{
+               gpio-hog;
+               gpios = <28 GPIO_ACTIVE_HIGH>;
+               output-low;
+               line-name = "can-trx-en-gpio";
+       };
+};
+
 &hsusb {
        pinctrl-0 = <&usb0_pins>;
        pinctrl-names = "default";
@@ -287,6 +303,11 @@
                function = "tpu0";
        };
 
+       can0_pins: can0 {
+               groups = "can0_data_d";
+               function = "can0";
+       };
+
        i2c2_pins: i2c2 {
                groups = "i2c2_b";
                function = "i2c2";
-- 
2.17.1

Reply via email to