From: AngeloGioacchino Del Regno <[email protected]>

The PM660 PMIC is very often paired with the PM660L option on
SDM630/663/660 (and SDA variants) boards.

The PM660 has 11 "660" LDOs (2 NMOS, 9 PMOS) and 7 HT LDOs (4 NMOS,
3 PMOS) and a quirk: the L4 regulator is unaccessible or does not
exist on the PMIC.
The PM660L has 8 "660" LDOs (1 NMOS, 7 PMOS) and 2 HT NMOS LDOs.

Signed-off-by: AngeloGioacchino Del Regno <[email protected]>
---
 drivers/regulator/qcom_spmi-regulator.c | 51 +++++++++++++++++++++++++
 1 file changed, 51 insertions(+)

diff --git a/drivers/regulator/qcom_spmi-regulator.c 
b/drivers/regulator/qcom_spmi-regulator.c
index 0a507c7f4ae1..e62e1d72d943 100644
--- a/drivers/regulator/qcom_spmi-regulator.c
+++ b/drivers/regulator/qcom_spmi-regulator.c
@@ -2014,6 +2014,55 @@ static const struct spmi_regulator_data 
pmi8994_regulators[] = {
        { }
 };
 
+static const struct spmi_regulator_data pm660_regulators[] = {
+       { "s1", 0x1400, "vdd_s1", },
+       { "s2", 0x1700, "vdd_s2", },
+       { "s3", 0x1a00, "vdd_s3", },
+       { "s4", 0x1d00, "vdd_s3", },
+       { "s5", 0x2000, "vdd_s5", },
+       { "s6", 0x2300, "vdd_s6", },
+       { "l1", 0x4000, "vdd_l1_l6_l7", },
+       { "l2", 0x4100, "vdd_l2_l3", },
+       { "l3", 0x4200, "vdd_l2_l3", },
+       /* l4 is unaccessible on PM660 */
+       { "l5", 0x4400, "vdd_l5", },
+       { "l6", 0x4500, "vdd_l1_l6_l7", },
+       { "l7", 0x4600, "vdd_l1_l6_l7", },
+       { "l8", 0x4700, "vdd_l8_l9_l10_l11_l12_l13_l14", },
+       { "l9", 0x4800, "vdd_l8_l9_l10_l11_l12_l13_l14", },
+       { "l10", 0x4900, "vdd_l8_l9_l10_l11_l12_l13_l14", },
+       { "l11", 0x4a00, "vdd_l8_l9_l10_l11_l12_l13_l14", },
+       { "l12", 0x4b00, "vdd_l8_l9_l10_l11_l12_l13_l14", },
+       { "l13", 0x4c00, "vdd_l8_l9_l10_l11_l12_l13_l14", },
+       { "l14", 0x4d00, "vdd_l8_l9_l10_l11_l12_l13_l14", },
+       { "l15", 0x4e00, "vdd_l15_l16_l17_l18_l19", },
+       { "l16", 0x4f00, "vdd_l15_l16_l17_l18_l19", },
+       { "l17", 0x5000, "vdd_l15_l16_l17_l18_l19", },
+       { "l18", 0x5100, "vdd_l15_l16_l17_l18_l19", },
+       { "l19", 0x5200, "vdd_l15_l16_l17_l18_l19", },
+       { }
+};
+
+static const struct spmi_regulator_data pm660l_regulators[] = {
+       { "s1", 0x1400, "vdd_s1", },
+       { "s2", 0x1700, "vdd_s2", },
+       { "s3", 0x1a00, "vdd_s3", },
+       { "s4", 0x1d00, "vdd_s4", },
+       { "s5", 0x2000, "vdd_s5", },
+       { "l1", 0x4000, "vdd_l1_l9_l10", },
+       { "l2", 0x4100, "vdd_l2", },
+       { "l3", 0x4200, "vdd_l3_l5_l7_l8", },
+       { "l4", 0x4300, "vdd_l4_l6", },
+       { "l5", 0x4400, "vdd_l3_l5_l7_l8", },
+       { "l6", 0x4500, "vdd_l4_l6", },
+       { "l7", 0x4600, "vdd_l3_l5_l7_l8", },
+       { "l8", 0x4700, "vdd_l3_l5_l7_l8", },
+       { "l9", 0x4800, "vdd_l1_l9_l10", },
+       { "l10", 0x4900, "vdd_l1_l9_l10", },
+       { }
+};
+
+
 static const struct spmi_regulator_data pm8004_regulators[] = {
        { "s2", 0x1700, "vdd_s2", },
        { "s5", 0x2000, "vdd_s5", },
@@ -2042,6 +2091,8 @@ static const struct of_device_id 
qcom_spmi_regulator_match[] = {
        { .compatible = "qcom,pm8950-regulators", .data = &pm8950_regulators },
        { .compatible = "qcom,pm8994-regulators", .data = &pm8994_regulators },
        { .compatible = "qcom,pmi8994-regulators", .data = &pmi8994_regulators 
},
+       { .compatible = "qcom,pm660-regulators", .data = &pm660_regulators },
+       { .compatible = "qcom,pm660l-regulators", .data = &pm660l_regulators },
        { .compatible = "qcom,pms405-regulators", .data = &pms405_regulators },
        { }
 };
-- 
2.28.0

Reply via email to