On Sat, 25 May 2013 21:08:07 +1000, Daniel Tang <dt.ta...@gmail.com> wrote:
> Add support for the interrupt controller on TI-Nspires.
> 
> Signed-off-by: Daniel Tang <dt.ta...@gmail.com>
[...]
> +static void nspire_irq_ack(struct irq_data *irqd)
> +{
> +     void __iomem *base = irq_io_base;
> +
> +     if (irqd->hwirq < FIQ_START)
> +             base += IO_IRQ_BASE;
> +     else
> +             base += IO_FIQ_BASE;
> +
> +     readl(base + IO_RESET);
> +}
> +
> +static void nspire_irq_unmask(struct irq_data *irqd)
> +{
> +     void __iomem *base = irq_io_base;
> +     int irqnr = irqd->hwirq;
> +
> +     if (irqnr < FIQ_START) {
> +             base += IO_IRQ_BASE;
> +     } else {
> +             irqnr -= MAX_INTRS;
> +             base += IO_FIQ_BASE;
> +     }
> +
> +     writel((1<<irqnr), base + IO_ENABLE);
> +}
> +
> +static void nspire_irq_mask(struct irq_data *irqd)
> +{
> +     void __iomem *base = irq_io_base;
> +     int irqnr = irqd->hwirq;
> +
> +     if (irqnr < FIQ_START) {
> +             base += IO_IRQ_BASE;
> +     } else {
> +             irqnr -= FIQ_START;
> +             base += IO_FIQ_BASE;
> +     }
> +
> +     writel((1<<irqnr), base + IO_DISABLE);
> +}
> +
> +static struct irq_chip nspire_irq_chip = {
> +     .name           = "nspire_irq",
> +     .irq_ack        = nspire_irq_ack,
> +     .irq_mask       = nspire_irq_mask,
> +     .irq_unmask     = nspire_irq_unmask,
> +};

Should be using irq_generic_chip here. There is no need to reimplement
the above ack, mask and unmask functions. You should find the
irq_alloc_domain_generic_chips() patch in the tip tree irq/for-arm
branch. That branch is staged for merging in v3.11

Otherwise the patch looks good.

g.

--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majord...@vger.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/

Reply via email to