* Uwe Hermann <[EMAIL PROTECTED]> [070927 19:14]:
> No duplicated code whatsoever. Sure, this may not be too elegant
> (there's some room for improvements, though), but it's definately a
> _lot_ better than duplicating all those files.
Another question: If that code needs to be duplicated for each of those
boards, is it generic (NB, SB, SUPERIO) code?
> +if CONFIG_BOARD_A8N_E
> +
ouch.. this is really nasty ;-)
And it will potentially make it hard for us in v3..
> +if CONFIG_BOARD_A8N5X
> +
> + device pci_domain 0 on # PCI domain
> + chip northbridge/amd/amdk8 # mc0
> + device pci 18.0 on # Northbridge
> + # Devices on link 0, link 0 == LDT 0
> + chip southbridge/nvidia/ck804 # Southbridge
> + device pci 0.0 on end # HT
> + device pci 1.0 on # LPC
> + chip superio/ite/it8712f # Super I/O
> + device pnp 2e.7 off # Floppy
> + io 0x60 = 0x3f0
> + irq 0x70 = 6
> + drq 0x74 = 2
> + end
> + device pnp 2e.8 on # Com1
> + io 0x60 = 0x3f8
> + irq 0x70 = 4
> + end
> + device pnp 2e.9 on # Parallel port
> + io 0x60 = 0x378
> + irq 0x70 = 7
> + drq 0x74 = 3
> + end
> + device pnp 2e.a on # PS/2 keyboard
> + io 0x60 = 0x60
> + io 0x62 = 0x64
> + irq 0x70 = 1
> + irq 0x71 = 2
> + end
> + device pnp 2e.b off end # Midi port
> + device pnp 2e.c off end # Game port
> + end
> + end
> + device pci 1.1 on # SM 0
> + # chip drivers/generic/generic #dimm 0-0-0
> + # device i2c 50 on end
> + # end
> + # chip drivers/generic/generic #dimm 0-0-1
> + # device i2c 51 on end
> + # end
> + # chip drivers/generic/generic #dimm 0-1-0
> + # device i2c 52 on end
> + # end
> + # chip drivers/generic/generic #dimm 0-1-1
> + # device i2c 53 on end
> + # end
> + # chip drivers/generic/generic #dimm 1-0-0
> + # device i2c 54 on end
> + # end
> + # chip drivers/generic/generic #dimm 1-0-1
> + # device i2c 55 on end
> + # end
> + # chip drivers/generic/generic #dimm 1-1-0
> + # device i2c 56 on end
> + # end
> + # chip drivers/generic/generic #dimm 1-1-1
> + # device i2c 57 on end
> + # end
> + end
> + device pci 2.0 on end # USB 1.1
> + device pci 2.1 on end # USB 2
> + device pci 4.0 off end # Onboard audio (ACI)
> + device pci 4.1 off end # Onboard modem (MCI)
> + device pci 6.0 on end # IDE
> + device pci 7.0 on end # SATA 1
> + device pci 8.0 on end # SATA 0
> + device pci 9.0 on end # PCI
> + device pci a.0 on end # NIC
> + device pci b.0 on end # PCI E 3
> + device pci c.0 on end # PCI E 2
> + device pci d.0 on end # PCI E 1
> + device pci e.0 on end # PCI E 0
> + register "ide0_enable" = "1"
> + register "ide1_enable" = "1"
> + register "sata0_enable" = "1"
> + register "sata1_enable" = "1"
> + # register "mac_eeprom_smbus" = "3"
> + # register "mac_eeprom_addr" = "0x51"
> + end
> + end
> + device pci 18.1 on end
> + device pci 18.2 on end
> + device pci 18.3 on end
> + end
> + end
> +end
> +
> +end # if
--
coresystems GmbH • Brahmsstr. 16 • D-79104 Freiburg i. Br.
Tel.: +49 761 7668825 • Fax: +49 761 7664613
Email: [EMAIL PROTECTED] • http://www.coresystems.de/
Registergericht: Amtsgericht Freiburg • HRB 7656
Geschäftsführer: Stefan Reinauer • Ust-IdNr.: DE245674866
--
linuxbios mailing list
linuxbios@linuxbios.org
http://www.linuxbios.org/mailman/listinfo/linuxbios
