Module: Mesa
Branch: master
Commit: 392a309a55cd81055b2994891c7f1d2d1adbdcba
URL:
http://cgit.freedesktop.org/mesa/mesa/commit/?id=392a309a55cd81055b2994891c7f1d2d1adbdcba
Author: Rob Clark <robdcl...@chromium.org>
Date: Fri Oct 11 16:15:44 2019 -0700
freedreno/ir3: fixup register footprint to account for prefetch
It is possible that the result of a pre-fs texture fetch is an output
(or partially an output) of the FS. Sine the meta:tex_prefetch
instructions are dropped before the assembler, we need to account for
this when we fixup the register footprint.
Signed-off-by: Rob Clark <robdcl...@chromium.org>
Reviewed-by: Kristian H. Kristensen <hoegsb...@google.com>
---
src/freedreno/ir3/ir3_shader.c | 14 ++++++++++++++
1 file changed, 14 insertions(+)
diff --git a/src/freedreno/ir3/ir3_shader.c b/src/freedreno/ir3/ir3_shader.c
index 10980bd38be..45d8c909649 100644
--- a/src/freedreno/ir3/ir3_shader.c
+++ b/src/freedreno/ir3/ir3_shader.c
@@ -107,6 +107,20 @@ fixup_regfootprint(struct ir3_shader_variant *v, uint32_t
gpu_id)
v->info.max_reg = MAX2(v->info.max_reg, regid >> 2);
}
}
+
+ for (i = 0; i < v->num_sampler_prefetch; i++) {
+ unsigned n = util_last_bit(v->sampler_prefetch[i].wrmask) - 1;
+ int32_t regid = v->sampler_prefetch[i].dst + n;
+ if (v->sampler_prefetch[i].half_precision) {
+ if (gpu_id < 500) {
+ v->info.max_half_reg =
MAX2(v->info.max_half_reg, regid >> 2);
+ } else {
+ v->info.max_reg = MAX2(v->info.max_reg, regid
>> 3);
+ }
+ } else {
+ v->info.max_reg = MAX2(v->info.max_reg, regid);
+ }
+ }
}
/* wrapper for ir3_assemble() which does some info fixup based on
_______________________________________________
mesa-commit mailing list
mesa-commit@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/mesa-commit
