Another sparc machine (same segfault):

uname -a
Linux lame5 3.2.0-3-sparc64-smp #1 SMP Mon Jul 23 05:25:29 UTC 2012 sparc64 
GNU/Linux

cat /proc/cpuinfo
cpu             : UltraSparc T1 (Niagara)

./config.guess
cpu             : UltraSparc T1 (Niagara)

./tuneup
Parameters for ./mpn/sparc64/gmp-mparam.h
Using: CPU cycle counter, supplemented by microsecond getrusage()
speed_precision 1000000, speed_unittime 1.33e-10 secs, CPU freq 7499.55 MHz
DEFAULT_MAX_SIZE 1000, fft_max_size 50000

/* Generated by tuneup.c, 2012-10-24, gcc 4.6 */

#define MUL_KARATSUBA_THRESHOLD           6
#define MUL_TOOM3_THRESHOLD              53
#define MUL_TOOM4_THRESHOLD             242
#define MUL_TOOM8H_THRESHOLD            242

#define SQR_BASECASE_THRESHOLD            0  /* always */
#define SQR_KARATSUBA_THRESHOLD          12
#define SQR_TOOM3_THRESHOLD              41
#define SQR_TOOM4_THRESHOLD             222
#define SQR_TOOM8_THRESHOLD             222

#define POWM_THRESHOLD                  984

#define HGCD_THRESHOLD                   30
#define GCD_DC_THRESHOLD                212
#define GCDEXT_DC_THRESHOLD             194
#define JACOBI_BASE_METHOD                2

#define DIVREM_1_NORM_THRESHOLD           3
#define DIVREM_1_UNNORM_THRESHOLD         4
#define MOD_1_NORM_THRESHOLD              3
#define MOD_1_UNNORM_THRESHOLD            3
#define USE_PREINV_DIVREM_1               1
#define USE_PREINV_MOD_1                  1
#define DIVREM_2_THRESHOLD                0  /* always */
#define DIVEXACT_1_THRESHOLD              0  /* always */
#define MODEXACT_1_ODD_THRESHOLD          0  /* always */
#define MOD_1_1_THRESHOLD                25
#define MOD_1_2_THRESHOLD                25
#define MOD_1_3_THRESHOLD                25
#define DIVREM_HENSEL_QR_1_THRESHOLD    996
#define RSH_DIVREM_HENSEL_QR_1_THRESHOLD    996
#define DIVREM_EUCLID_HENSEL_THRESHOLD    108

#define ROOTREM_THRESHOLD                 3

#define GET_STR_DC_THRESHOLD            149
#define GET_STR_PRECOMPUTE_THRESHOLD    149
#define SET_STR_DC_THRESHOLD            152
#define SET_STR_PRECOMPUTE_THRESHOLD    161

#define MUL_FFT_FULL_THRESHOLD          248

#define SQR_FFT_FULL_THRESHOLD         1008

#define MULLOW_BASECASE_THRESHOLD         0  /* always */
#define MULLOW_DC_THRESHOLD              10
#define MULLOW_MUL_THRESHOLD            987

#define MULHIGH_BASECASE_THRESHOLD        0  /* always */
#define MULHIGH_DC_THRESHOLD              6
#define MULHIGH_MUL_THRESHOLD          1932

#define MULMOD_2EXPM1_THRESHOLD           4

#define FAC_UI_THRESHOLD               1024
#define DC_DIV_QR_THRESHOLD              34
#define DC_DIVAPPR_Q_N_THRESHOLD         55
#define INV_DIV_QR_THRESHOLD            241
#define INV_DIVAPPR_Q_N_THRESHOLD        55
#define DC_DIV_Q_THRESHOLD               75
#define INV_DIV_Q_THRESHOLD             924
#define DC_DIVAPPR_Q_THRESHOLD           73
#define INV_DIVAPPR_Q_THRESHOLD        2132
#define DC_BDIV_QR_THRESHOLD             58
#define DC_BDIV_Q_THRESHOLD              10

/* fft_tuning -- autogenerated by tune-fft */

#define FFT_TAB \
   { { 2, 1 }, { 1, 0 }, { 0, 0 }, { 0, 0 }, { 0, 0 } }

#define MULMOD_TAB \
   { make: *** [tune] Segmentation fault

-- 
You received this message because you are subscribed to the Google Groups 
"mpir-devel" group.
To view this discussion on the web visit 
https://groups.google.com/d/msg/mpir-devel/-/MJAb9JjHIM8J.
To post to this group, send email to mpir-devel@googlegroups.com.
To unsubscribe from this group, send email to 
mpir-devel+unsubscr...@googlegroups.com.
For more options, visit this group at 
http://groups.google.com/group/mpir-devel?hl=en.

Reply via email to