Hi, Cortex-A developers!
(Devel-list in CC)
You get this mail because you're the authors of recent OpenOCD changes
related to the Cortex-A target. A list of those changes that are as of yet
unsubmitted can be found below.
These all seem to be useful changes, fixing real and critical problems with
the current code. Unfortunately they have (like so many other changes)
received very little community review.
One of the problems is that none of the maintainers are especially familiar
with the ARMv7-A architecture and we have no suitable hardware to test the
changes. Even if we did, time would anyway be an issue. Our review will be
limited to generic code quality and style, not to how well the change does
what it's supposed to with the target, without introducing regressions and
new issues. If no-one with that knowledge approves of a change, we will not
feel comfortable about submitting it to the main repository.
As you have all gone through the trouble of getting familiar with the code
base and diving into ARM docs, and also apparently have access to hardware,
you'd be perfect to review and test the below changes. Please, if you have
a moment, go through the list, discuss the changes, test them on your
boards, etc. Focus on the correctness and suitability of the changes and
not on trivial style issues, the maintainers can and will complain about
those before submitting... :)
When you have collectively decided that a change is worthy, I or another
maintainer will make sure it ends up in the repository.
http://openocd.zylin.com/2299 src/target/cortex_a.c: put assembly
instruction in IDR after DCC change to FAST mode and then dummy read
DBGDRTTXext for later read working properly
http://openocd.zylin.com/2337 cortex-a/armv7a: Clean d-cache before reading
http://openocd.zylin.com/2375 arm_adi_v5: APB-AP fix for mem_ap_write() and
map_ap_read()
http://openocd.zylin.com/2381 Cortex A: fix extra memory read and non-word
sizes
http://openocd.zylin.com/2386 armv7a: fix interpretation of MMU table
http://openocd.zylin.com/2428 Cortex-A : Fix memory write via AHB
invalidating cacheline with physical address when MMU is active [Linux OS].
http://openocd.zylin.com/2429 Cortex-A: Don't flush the data/unified cache
if MMU is off
I guess 2299 is obsoleted by 2381, or at least they conflict a lot, but is
there any overlap among the other changes? At least they merge without
problems but are they, combined, functionally correct?
If there are other changes that should be on this list but I missed, please
do tell.
Best regards and thanks in advance,
Andreas
------------------------------------------------------------------------------
Dive into the World of Parallel Programming! The Go Parallel Website,
sponsored by Intel and developed in partnership with Slashdot Media, is your
hub for all things parallel software development, from weekly thought
leadership blogs to news, videos, case studies, tutorials and more. Take a
look and join the conversation now. http://goparallel.sourceforge.net
_______________________________________________
OpenOCD-devel mailing list
OpenOCD-devel@lists.sourceforge.net
https://lists.sourceforge.net/lists/listinfo/openocd-devel
