This is an automated email from Gerrit.

Adam Bass ([email protected]) just uploaded a new patch set to Gerrit, 
which you can find at http://openocd.zylin.com/3636

-- gerrit

commit 0aee07973757f90b3288769067fa7f8ab93b1be7
Author: Adam Bass <[email protected]>
Date:   Wed Aug 10 14:46:48 2016 -0400

    tcl/target: Add Renesas R-Car Generation 2 configs
    
    r8a7790.cfg: R-Car H2 - tested on Renesas Lager and Stout boards
    r8a7791.cfg: R-Car M2 - tested on Renesas Koelsch and Porter boards
    r8a7794.cfg: R-Car E2 - tested on Renesas Alt and Silk boards
    
    Change-Id: Iafc8101af2c3878bc4ba9fc372fa2169aa2c9b50
    Signed-off-by: Adam Bass <[email protected]>

diff --git a/tcl/target/r8a7790.cfg b/tcl/target/r8a7790.cfg
new file mode 100644
index 0000000..249896c
--- /dev/null
+++ b/tcl/target/r8a7790.cfg
@@ -0,0 +1,62 @@
+# Renesas R-Car H2
+
+if { [info exists CHIPNAME] } {
+       set _CHIPNAME $CHIPNAME
+} else {
+       set _CHIPNAME r8a7790
+}
+
+# Coresight Debug Access Port
+if { [info exists DAP_TAPID] } {
+       set _DAP_TAPID $DAP_TAPID
+} else {
+       set _DAP_TAPID 0x4ba00477
+}
+
+reset_config trst_and_srst srst_nogate
+
+adapter_khz 1000
+
+jtag newtap $_CHIPNAME dap -irlen 4 -ircapture 0x01 -irmask 0x0f -expected-id 
$_DAP_TAPID
+
+set _TARGETNAME_CA15 $_CHIPNAME.ca15.
+set _TARGETNAME_CA7 $_CHIPNAME.ca7.
+target create ${_TARGETNAME_CA15}0 cortex_a -chain-position $_CHIPNAME.dap 
-coreid 0 -dbgbase 0x800B0000
+#target create ${_TARGETNAME_CA15}1 cortex_a -chain-position $_CHIPNAME.dap 
-coreid 1 -dbgbase 0x800B2000
+#target create ${_TARGETNAME_CA15}2 cortex_a -chain-position $_CHIPNAME.dap 
-coreid 2 -dbgbase 0x800B4000
+#target create ${_TARGETNAME_CA15}3 cortex_a -chain-position $_CHIPNAME.dap 
-coreid 3 -dbgbase 0x800B6000
+#target create ${_TARGETNAME_CA7}0 cortex_a -chain-position $_CHIPNAME.dap 
-coreid 0 -dbgbase 0x800F0000
+#target create ${_TARGETNAME_CA7}1 cortex_a -chain-position $_CHIPNAME.dap 
-coreid 1 -dbgbase 0x800F2000
+#target create ${_TARGETNAME_CA7}2 cortex_a -chain-position $_CHIPNAME.dap 
-coreid 2 -dbgbase 0x800F4000
+#target create ${_TARGETNAME_CA7}3 cortex_a -chain-position $_CHIPNAME.dap 
-coreid 3 -dbgbase 0x800F6000
+
+${_TARGETNAME_CA15}0 configure -event reset-assert-post { cortex_a dbginit }
+${_TARGETNAME_CA15}0 configure -event gdb-attach { halt }
+#${_TARGETNAME_CA15}1 configure -event reset-assert-post { cortex_a dbginit }
+#${_TARGETNAME_CA15}1 configure -event gdb-attach { halt }
+#${_TARGETNAME_CA15}2 configure -event reset-assert-post { cortex_a dbginit }
+#${_TARGETNAME_CA15}2 configure -event gdb-attach { halt }
+#${_TARGETNAME_CA15}3 configure -event reset-assert-post { cortex_a dbginit }
+#${_TARGETNAME_CA15}3 configure -event gdb-attach { halt }
+#${_TARGETNAME_CA7}0 configure -event reset-assert-post { cortex_a dbginit }
+#${_TARGETNAME_CA7}0 configure -event gdb-attach { halt }
+#${_TARGETNAME_CA7}1 configure -event reset-assert-post { cortex_a dbginit }
+#${_TARGETNAME_CA7}1 configure -event gdb-attach { halt }
+#${_TARGETNAME_CA7}2 configure -event reset-assert-post { cortex_a dbginit }
+#${_TARGETNAME_CA7}2 configure -event gdb-attach { halt }
+#${_TARGETNAME_CA7}3 configure -event reset-assert-post { cortex_a dbginit }
+#${_TARGETNAME_CA7}3 configure -event gdb-attach { halt }
+
+#target smp ${_TARGETNAME_CA15}0 ${_TARGETNAME_CA15}1 ${_TARGETNAME_CA15}2 
${_TARGETNAME_CA15}3
+#target smp ${_TARGETNAME_CA7}0 ${_TARGETNAME_CA7}1 ${_TARGETNAME_CA7}2 
${_TARGETNAME_CA7}3
+
+proc init_reset {mode} {
+    # Assert both resets: equivalent to a power-on reset
+    jtag_reset 1 1
+
+    # Deassert TRST to begin TAP communication
+    jtag_reset 0 1
+
+    # TAP should now be responsive, validate the scan-chain
+    jtag arp_init
+}
diff --git a/tcl/target/r8a7791.cfg b/tcl/target/r8a7791.cfg
new file mode 100644
index 0000000..a93dcce
--- /dev/null
+++ b/tcl/target/r8a7791.cfg
@@ -0,0 +1,41 @@
+# Renesas R-Car M2
+
+if { [info exists CHIPNAME] } {
+       set _CHIPNAME $CHIPNAME
+} else {
+       set _CHIPNAME r8a7791
+}
+
+# Coresight Debug Access Port
+if { [info exists DAP_TAPID] } {
+       set _DAP_TAPID $DAP_TAPID
+} else {
+       set _DAP_TAPID 0x4ba00477
+}
+
+reset_config trst_and_srst srst_nogate
+adapter_khz 1000
+
+jtag newtap $_CHIPNAME dap -irlen 4 -ircapture 0x01 -irmask 0x0f -expected-id 
$_DAP_TAPID
+
+set _TARGETNAME_CA15 $_CHIPNAME.ca15.
+target create ${_TARGETNAME_CA15}0 cortex_a -chain-position $_CHIPNAME.dap 
-coreid 0 -dbgbase 0x800B0000
+#target create ${_TARGETNAME_CA15}1 cortex_a -chain-position $_CHIPNAME.dap 
-coreid 1 -dbgbase 0x800B2000
+
+${_TARGETNAME_CA15}0 configure -event reset-assert-post { cortex_a dbginit }
+${_TARGETNAME_CA15}0 configure -event gdb-attach { halt }
+#${_TARGETNAME_CA15}1 configure -event reset-assert-post { cortex_a dbginit }
+#${_TARGETNAME_CA15}1 configure -event gdb-attach { halt }
+
+#target smp ${_TARGETNAME_CA15}0 ${_TARGETNAME_CA15}1
+
+proc init_reset {mode} {
+    # Assert both resets: equivalent to a power-on reset
+    jtag_reset 1 1
+
+    # Deassert TRST to begin TAP communication
+    jtag_reset 0 1
+
+    # TAP should now be responsive, validate the scan-chain
+    jtag arp_init
+}
diff --git a/tcl/target/r8a7794.cfg b/tcl/target/r8a7794.cfg
new file mode 100644
index 0000000..8a67e2d
--- /dev/null
+++ b/tcl/target/r8a7794.cfg
@@ -0,0 +1,41 @@
+# Renesas R-Car E2
+
+if { [info exists CHIPNAME] } {
+       set _CHIPNAME $CHIPNAME
+} else {
+       set _CHIPNAME r8a7794
+}
+
+# Coresight Debug Access Port
+if { [info exists DAP_TAPID] } {
+       set _DAP_TAPID $DAP_TAPID
+} else {
+       set _DAP_TAPID 0x4ba00477
+}
+
+reset_config trst_and_srst srst_nogate
+adapter_khz 1000
+
+jtag newtap $_CHIPNAME dap -irlen 4 -ircapture 0x01 -irmask 0x0f -expected-id 
$_DAP_TAPID
+
+set _TARGETNAME_CA7 $_CHIPNAME.ca7.
+target create ${_TARGETNAME_CA7}0 cortex_a -chain-position $_CHIPNAME.dap 
-coreid 0 -dbgbase 0x800F0000
+#target create ${_TARGETNAME_CA7}1 cortex_a -chain-position $_CHIPNAME.dap 
-coreid 1 -dbgbase 0x800F2000
+
+${_TARGETNAME_CA7}0 configure -event reset-assert-post { cortex_a dbginit }
+${_TARGETNAME_CA7}0 configure -event gdb-attach { halt }
+#${_TARGETNAME_CA7}1 configure -event reset-assert-post { cortex_a dbginit }
+#${_TARGETNAME_CA7}1 configure -event gdb-attach { halt }
+
+#target smp ${_TARGETNAME_CA7}0 ${_TARGETNAME_CA7}1
+
+proc init_reset {mode} {
+    # Assert both resets: equivalent to a power-on reset
+    jtag_reset 1 1
+
+    # Deassert TRST to begin TAP communication
+    jtag_reset 0 1
+
+    # TAP should now be responsive, validate the scan-chain
+    jtag arp_init
+}

-- 

------------------------------------------------------------------------------
What NetFlow Analyzer can do for you? Monitors network bandwidth and traffic
patterns at an interface-level. Reveals which users, apps, and protocols are 
consuming the most bandwidth. Provides multi-vendor support for NetFlow, 
J-Flow, sFlow and other flows. Make informed decisions using capacity 
planning reports. http://sdm.link/zohodev2dev
_______________________________________________
OpenOCD-devel mailing list
[email protected]
https://lists.sourceforge.net/lists/listinfo/openocd-devel

Reply via email to