This is an automated email from Gerrit.

"Name of user not set <boughanmi.exter...@infineon.com>" just uploaded a new 
patch set to Gerrit, which you can find at 
https://review.openocd.org/c/openocd/+/7812

-- gerrit

commit 35e3ca73024e9f79bc0cbc83417a799a83e95cd0
Author: Ahmed boughanmi <boughanmi.exter...@infineon.com>
Date:   Thu Jul 13 17:25:44 2023 +0200

    Add new device ID to support secure chip microcontroler SLx2 based on 
Cortex-M33 from Infineon
    
    Change-Id: Iaa40bc5e2eaaa555829038aadb5e3bcaad098180
    Signed-off-by: Ahmed boughanmi <boughanmi.exter...@infineon.com>

diff --git a/src/target/cortex_m.c b/src/target/cortex_m.c
index ebc3bac999..57806f3089 100644
--- a/src/target/cortex_m.c
+++ b/src/target/cortex_m.c
@@ -93,6 +93,11 @@ static const struct cortex_m_part_info cortex_m_parts[] = {
                .arch = ARM_ARCH_V8M,
                .flags = CORTEX_M_F_HAS_FPV5,
        },
+       {
+               .partno = CORTEX_M33IFX_PARTNO,
+               .name = "Cortex-M33",
+               .arch = ARM_ARCH_V8M,
+       },
        {
                .partno = CORTEX_M35P_PARTNO,
                .name = "Cortex-M35P",
diff --git a/src/target/cortex_m.h b/src/target/cortex_m.h
index a1c43b56de..46afc355f1 100644
--- a/src/target/cortex_m.h
+++ b/src/target/cortex_m.h
@@ -36,17 +36,18 @@
 
 enum cortex_m_partno {
        CORTEX_M_PARTNO_INVALID,
-       STAR_MC1_PARTNO    = 0x132,
-       CORTEX_M0_PARTNO   = 0xC20,
-       CORTEX_M1_PARTNO   = 0xC21,
-       CORTEX_M3_PARTNO   = 0xC23,
-       CORTEX_M4_PARTNO   = 0xC24,
-       CORTEX_M7_PARTNO   = 0xC27,
-       CORTEX_M0P_PARTNO  = 0xC60,
-       CORTEX_M23_PARTNO  = 0xD20,
-       CORTEX_M33_PARTNO  = 0xD21,
-       CORTEX_M35P_PARTNO = 0xD31,
-       CORTEX_M55_PARTNO  = 0xD22,
+       STAR_MC1_PARTNO      = 0x132,
+       CORTEX_M0_PARTNO     = 0xC20,
+       CORTEX_M1_PARTNO     = 0xC21,
+       CORTEX_M3_PARTNO     = 0xC23,
+       CORTEX_M4_PARTNO     = 0xC24,
+       CORTEX_M7_PARTNO     = 0xC27,
+       CORTEX_M0P_PARTNO    = 0xC60,
+       CORTEX_M23_PARTNO    = 0xD20,
+       CORTEX_M33_PARTNO    = 0xD21,
+       CORTEX_M33IFX_PARTNO = 0xDB0,
+       CORTEX_M35P_PARTNO   = 0xD31,
+       CORTEX_M55_PARTNO    = 0xD22,
 };
 
 /* Relevant Cortex-M flags, used in struct cortex_m_part_info.flags */

-- 

Reply via email to