> Subject: [PATCH 09/19] hw/i3c/dw-i3c: Treat more registers as read-as-zero
> 
> RESET_CTRL and INTR_FORCE are write-only.
> 
> Signed-off-by: Joe Komlodi <[email protected]>
> 
> Reviewed-by: Patrick Venture <[email protected]>
> ---
>  hw/i3c/dw-i3c.c | 3 +++
>  1 file changed, 3 insertions(+)
> 
> diff --git a/hw/i3c/dw-i3c.c b/hw/i3c/dw-i3c.c index 4f40f999f4..bf51c00935
> 100644
> --- a/hw/i3c/dw-i3c.c
> +++ b/hw/i3c/dw-i3c.c
> @@ -359,7 +359,10 @@ static uint64_t dw_i3c_read(void *opaque, hwaddr
> offset, unsigned size)
>      uint64_t value;
> 
>      switch (addr) {
> +    /* RAZ */
>      case R_COMMAND_QUEUE_PORT:
> +    case R_RESET_CTRL:
> +    case R_INTR_FORCE:
>          value = 0;
>          break;
>      default:
> --
> 2.50.0.rc1.591.g9c95f17f64-goog


Reviewed-by: Jamin Lin <[email protected]>

Thanks,
Jamin

Reply via email to