This is the handful of patches from the "fixes/tweaks to the existing
code" section at the start of my gicv5 series which didn't get
reviewed and which I think are fixes that we should put into
11.2. (The first one isn't strictly a fix but it's also pretty
simple.) Everything else in the gicv5 series is either already
upstream or else to be deferred to 12.0.

thanks
-- PMM

Peter Maydell (4):
  hw/intc/arm_gicv5: Use cached IRS_IST_BASER.VALID state
  hw/intc/arm_gicv5: Free memory in finalize
  target/arm: Only allow GICv5 on CPUs without AArch32 at EL1..3
  hw/intc/arm_gicv5: Use correct type for value in lpi_cache_get_hppi()

 target/arm/cpu-features.h  |  8 ++++++++
 hw/intc/arm_gicv5.c        | 20 +++++++++++++++-----
 hw/intc/arm_gicv5_common.c |  3 +++
 target/arm/cpu.c           | 37 +++++++------------------------------
 4 files changed, 33 insertions(+), 35 deletions(-)

-- 
2.43.0


Reply via email to