[PATCH 4/5] drm/msm: Add generated headers for A6XX
From: Sharat Masetty Add initial register headers for A6XX targets. Signed-off-by: Sharat Masetty Signed-off-by: Jordan Crouse --- drivers/gpu/drm/msm/adreno/a6xx.xml.h | 1784 + drivers/gpu/drm/msm/adreno/a6xx_gmu.xml.h | 382 + 2 files changed, 2166 insertions(+) create mode 100644 drivers/gpu/drm/msm/adreno/a6xx.xml.h create mode 100644 drivers/gpu/drm/msm/adreno/a6xx_gmu.xml.h diff --git a/drivers/gpu/drm/msm/adreno/a6xx.xml.h b/drivers/gpu/drm/msm/adreno/a6xx.xml.h new file mode 100644 index ..5af12fe3f95c --- /dev/null +++ b/drivers/gpu/drm/msm/adreno/a6xx.xml.h @@ -0,0 +1,1784 @@ +#ifndef A6XX_XML +#define A6XX_XML + +/* Autogenerated file, DO NOT EDIT manually! + +This file was generated by the rules-ng-ng headergen tool in this git repository: +http://github.com/freedreno/envytools/ +git clone https://github.com/freedreno/envytools.git + +The rules-ng-ng source files this header was generated from are: +- ./adreno.xml (501 bytes, from 2018-05-23 16:51:57) +- ./freedreno_copyright.xml ( 1572 bytes, from 2016-10-24 21:12:27) +- ./adreno/a2xx.xml ( 36805 bytes, from 2018-05-23 16:51:57) +- ./adreno/adreno_common.xml ( 13634 bytes, from 2018-05-23 16:51:57) +- ./adreno/adreno_pm4.xml( 38703 bytes, from 2018-05-23 16:51:57) +- ./adreno/a3xx.xml ( 83840 bytes, from 2017-12-05 18:20:27) +- ./adreno/a4xx.xml ( 112086 bytes, from 2018-05-23 16:51:57) +- ./adreno/a5xx.xml ( 146494 bytes, from 2018-05-23 16:51:57) +- ./adreno/a6xx.xml ( 69957 bytes, from 2018-05-23 17:09:08) +- ./adreno/a6xx_gmu.xml ( 10431 bytes, from 2018-05-23 16:52:19) +- ./adreno/ocmem.xml ( 1773 bytes, from 2016-10-24 21:12:27) + +Copyright (C) 2013-2018 by the following authors: +- Rob Clark (robclark) +- Ilia Mirkin (imirkin) + +Permission is hereby granted, free of charge, to any person obtaining +a copy of this software and associated documentation files (the +"Software"), to deal in the Software without restriction, including +without limitation the rights to use, copy, modify, merge, publish, +distribute, sublicense, and/or sell copies of the Software, and to +permit persons to whom the Software is furnished to do so, subject to +the following conditions: + +The above copyright notice and this permission notice (including the +next paragraph) shall be included in all copies or substantial +portions of the Software. + +THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, +EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF +MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. +IN NO EVENT SHALL THE COPYRIGHT OWNER(S) AND/OR ITS SUPPLIERS BE +LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION +OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION +WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE. +*/ + + +enum a6xx_cp_perfcounter_select { + PERF_CP_ALWAYS_COUNT = 0, +}; + +enum a6xx_event_write { + PC_CCU_INVALIDATE_DEPTH = 24, + PC_CCU_INVALIDATE_COLOR = 25, +}; + +#define A6XX_RBBM_INT_0_MASK_RBBM_GPU_IDLE 0x0001 +#define A6XX_RBBM_INT_0_MASK_CP_AHB_ERROR 0x0002 +#define A6XX_RBBM_INT_0_MASK_RBBM_ATB_ASYNCFIFO_OVERFLOW 0x0040 +#define A6XX_RBBM_INT_0_MASK_RBBM_GPC_ERROR0x0080 +#define A6XX_RBBM_INT_0_MASK_CP_SW 0x0100 +#define A6XX_RBBM_INT_0_MASK_CP_HW_ERROR 0x0200 +#define A6XX_RBBM_INT_0_MASK_CP_CCU_FLUSH_DEPTH_TS 0x0400 +#define A6XX_RBBM_INT_0_MASK_CP_CCU_FLUSH_COLOR_TS 0x0800 +#define A6XX_RBBM_INT_0_MASK_CP_CCU_RESOLVE_TS 0x1000 +#define A6XX_RBBM_INT_0_MASK_CP_IB20x2000 +#define A6XX_RBBM_INT_0_MASK_CP_IB10x4000 +#define A6XX_RBBM_INT_0_MASK_CP_RB 0x8000 +#define A6XX_RBBM_INT_0_MASK_CP_RB_DONE_TS 0x0002 +#define A6XX_RBBM_INT_0_MASK_CP_WT_DONE_TS 0x0004 +#define A6XX_RBBM_INT_0_MASK_CP_CACHE_FLUSH_TS 0x0010 +#define A6XX_RBBM_INT_0_MASK_RBBM_ATB_BUS_OVERFLOW 0x0040 +#define A6XX_RBBM_INT_0_MASK_RBBM_HANG_DETECT 0x0080 +#define A6XX_RBBM_INT_0_MASK_UCHE_OOB_ACCESS 0x0100 +#define A6XX_RBBM_INT_0_MASK_UCHE_TRAP_INTR0x0200 +#define A6XX_RBBM_INT_0_MASK_DEBBUS_INTR_0 0x0400 +#define A6XX_RBBM_INT_0_MASK_DEBBUS_INTR_1 0x0800 +#define A6XX_RBBM_INT_0_MASK_ISDB_CPU_IRQ 0x4000 +#define A6XX_RBBM_INT_0_MASK_ISDB_UNDER_DEBUG 0x8000 +#define A6XX_CP_INT_CP_OPCODE_ERROR0x0001 +#define A6XX_CP_INT_CP_UCODE_ERROR
[PATCH 4/5] drm/msm: Add generated headers for A6XX
From: Sharat Masetty Add initial register headers for A6XX targets. Signed-off-by: Sharat Masetty Signed-off-by: Jordan Crouse --- drivers/gpu/drm/msm/adreno/a6xx.xml.h | 1784 + drivers/gpu/drm/msm/adreno/a6xx_gmu.xml.h | 382 + 2 files changed, 2166 insertions(+) create mode 100644 drivers/gpu/drm/msm/adreno/a6xx.xml.h create mode 100644 drivers/gpu/drm/msm/adreno/a6xx_gmu.xml.h diff --git a/drivers/gpu/drm/msm/adreno/a6xx.xml.h b/drivers/gpu/drm/msm/adreno/a6xx.xml.h new file mode 100644 index ..5af12fe3f95c --- /dev/null +++ b/drivers/gpu/drm/msm/adreno/a6xx.xml.h @@ -0,0 +1,1784 @@ +#ifndef A6XX_XML +#define A6XX_XML + +/* Autogenerated file, DO NOT EDIT manually! + +This file was generated by the rules-ng-ng headergen tool in this git repository: +http://github.com/freedreno/envytools/ +git clone https://github.com/freedreno/envytools.git + +The rules-ng-ng source files this header was generated from are: +- ./adreno.xml (501 bytes, from 2018-05-23 16:51:57) +- ./freedreno_copyright.xml ( 1572 bytes, from 2016-10-24 21:12:27) +- ./adreno/a2xx.xml ( 36805 bytes, from 2018-05-23 16:51:57) +- ./adreno/adreno_common.xml ( 13634 bytes, from 2018-05-23 16:51:57) +- ./adreno/adreno_pm4.xml( 38703 bytes, from 2018-05-23 16:51:57) +- ./adreno/a3xx.xml ( 83840 bytes, from 2017-12-05 18:20:27) +- ./adreno/a4xx.xml ( 112086 bytes, from 2018-05-23 16:51:57) +- ./adreno/a5xx.xml ( 146494 bytes, from 2018-05-23 16:51:57) +- ./adreno/a6xx.xml ( 69957 bytes, from 2018-05-23 17:09:08) +- ./adreno/a6xx_gmu.xml ( 10431 bytes, from 2018-05-23 16:52:19) +- ./adreno/ocmem.xml ( 1773 bytes, from 2016-10-24 21:12:27) + +Copyright (C) 2013-2018 by the following authors: +- Rob Clark (robclark) +- Ilia Mirkin (imirkin) + +Permission is hereby granted, free of charge, to any person obtaining +a copy of this software and associated documentation files (the +"Software"), to deal in the Software without restriction, including +without limitation the rights to use, copy, modify, merge, publish, +distribute, sublicense, and/or sell copies of the Software, and to +permit persons to whom the Software is furnished to do so, subject to +the following conditions: + +The above copyright notice and this permission notice (including the +next paragraph) shall be included in all copies or substantial +portions of the Software. + +THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, +EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF +MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. +IN NO EVENT SHALL THE COPYRIGHT OWNER(S) AND/OR ITS SUPPLIERS BE +LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION +OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION +WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE. +*/ + + +enum a6xx_cp_perfcounter_select { + PERF_CP_ALWAYS_COUNT = 0, +}; + +enum a6xx_event_write { + PC_CCU_INVALIDATE_DEPTH = 24, + PC_CCU_INVALIDATE_COLOR = 25, +}; + +#define A6XX_RBBM_INT_0_MASK_RBBM_GPU_IDLE 0x0001 +#define A6XX_RBBM_INT_0_MASK_CP_AHB_ERROR 0x0002 +#define A6XX_RBBM_INT_0_MASK_RBBM_ATB_ASYNCFIFO_OVERFLOW 0x0040 +#define A6XX_RBBM_INT_0_MASK_RBBM_GPC_ERROR0x0080 +#define A6XX_RBBM_INT_0_MASK_CP_SW 0x0100 +#define A6XX_RBBM_INT_0_MASK_CP_HW_ERROR 0x0200 +#define A6XX_RBBM_INT_0_MASK_CP_CCU_FLUSH_DEPTH_TS 0x0400 +#define A6XX_RBBM_INT_0_MASK_CP_CCU_FLUSH_COLOR_TS 0x0800 +#define A6XX_RBBM_INT_0_MASK_CP_CCU_RESOLVE_TS 0x1000 +#define A6XX_RBBM_INT_0_MASK_CP_IB20x2000 +#define A6XX_RBBM_INT_0_MASK_CP_IB10x4000 +#define A6XX_RBBM_INT_0_MASK_CP_RB 0x8000 +#define A6XX_RBBM_INT_0_MASK_CP_RB_DONE_TS 0x0002 +#define A6XX_RBBM_INT_0_MASK_CP_WT_DONE_TS 0x0004 +#define A6XX_RBBM_INT_0_MASK_CP_CACHE_FLUSH_TS 0x0010 +#define A6XX_RBBM_INT_0_MASK_RBBM_ATB_BUS_OVERFLOW 0x0040 +#define A6XX_RBBM_INT_0_MASK_RBBM_HANG_DETECT 0x0080 +#define A6XX_RBBM_INT_0_MASK_UCHE_OOB_ACCESS 0x0100 +#define A6XX_RBBM_INT_0_MASK_UCHE_TRAP_INTR0x0200 +#define A6XX_RBBM_INT_0_MASK_DEBBUS_INTR_0 0x0400 +#define A6XX_RBBM_INT_0_MASK_DEBBUS_INTR_1 0x0800 +#define A6XX_RBBM_INT_0_MASK_ISDB_CPU_IRQ 0x4000 +#define A6XX_RBBM_INT_0_MASK_ISDB_UNDER_DEBUG 0x8000 +#define A6XX_CP_INT_CP_OPCODE_ERROR0x0001 +#define A6XX_CP_INT_CP_UCODE_ERROR
[PATCH 4/5] drm/msm: Add generated headers for A6XX
From: Sharat Masetty Add initial register headers for A6XX targets. Signed-off-by: Sharat Masetty Signed-off-by: Jordan Crouse --- drivers/gpu/drm/msm/adreno/a6xx.xml.h | 1784 + drivers/gpu/drm/msm/adreno/a6xx_gmu.xml.h | 382 + 2 files changed, 2166 insertions(+) create mode 100644 drivers/gpu/drm/msm/adreno/a6xx.xml.h create mode 100644 drivers/gpu/drm/msm/adreno/a6xx_gmu.xml.h diff --git a/drivers/gpu/drm/msm/adreno/a6xx.xml.h b/drivers/gpu/drm/msm/adreno/a6xx.xml.h new file mode 100644 index ..5af12fe3f95c --- /dev/null +++ b/drivers/gpu/drm/msm/adreno/a6xx.xml.h @@ -0,0 +1,1784 @@ +#ifndef A6XX_XML +#define A6XX_XML + +/* Autogenerated file, DO NOT EDIT manually! + +This file was generated by the rules-ng-ng headergen tool in this git repository: +http://github.com/freedreno/envytools/ +git clone https://github.com/freedreno/envytools.git + +The rules-ng-ng source files this header was generated from are: +- ./adreno.xml (501 bytes, from 2018-05-23 16:51:57) +- ./freedreno_copyright.xml ( 1572 bytes, from 2016-10-24 21:12:27) +- ./adreno/a2xx.xml ( 36805 bytes, from 2018-05-23 16:51:57) +- ./adreno/adreno_common.xml ( 13634 bytes, from 2018-05-23 16:51:57) +- ./adreno/adreno_pm4.xml( 38703 bytes, from 2018-05-23 16:51:57) +- ./adreno/a3xx.xml ( 83840 bytes, from 2017-12-05 18:20:27) +- ./adreno/a4xx.xml ( 112086 bytes, from 2018-05-23 16:51:57) +- ./adreno/a5xx.xml ( 146494 bytes, from 2018-05-23 16:51:57) +- ./adreno/a6xx.xml ( 69957 bytes, from 2018-05-23 17:09:08) +- ./adreno/a6xx_gmu.xml ( 10431 bytes, from 2018-05-23 16:52:19) +- ./adreno/ocmem.xml ( 1773 bytes, from 2016-10-24 21:12:27) + +Copyright (C) 2013-2018 by the following authors: +- Rob Clark (robclark) +- Ilia Mirkin (imirkin) + +Permission is hereby granted, free of charge, to any person obtaining +a copy of this software and associated documentation files (the +"Software"), to deal in the Software without restriction, including +without limitation the rights to use, copy, modify, merge, publish, +distribute, sublicense, and/or sell copies of the Software, and to +permit persons to whom the Software is furnished to do so, subject to +the following conditions: + +The above copyright notice and this permission notice (including the +next paragraph) shall be included in all copies or substantial +portions of the Software. + +THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, +EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF +MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. +IN NO EVENT SHALL THE COPYRIGHT OWNER(S) AND/OR ITS SUPPLIERS BE +LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION +OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION +WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE. +*/ + + +enum a6xx_cp_perfcounter_select { + PERF_CP_ALWAYS_COUNT = 0, +}; + +enum a6xx_event_write { + PC_CCU_INVALIDATE_DEPTH = 24, + PC_CCU_INVALIDATE_COLOR = 25, +}; + +#define A6XX_RBBM_INT_0_MASK_RBBM_GPU_IDLE 0x0001 +#define A6XX_RBBM_INT_0_MASK_CP_AHB_ERROR 0x0002 +#define A6XX_RBBM_INT_0_MASK_RBBM_ATB_ASYNCFIFO_OVERFLOW 0x0040 +#define A6XX_RBBM_INT_0_MASK_RBBM_GPC_ERROR0x0080 +#define A6XX_RBBM_INT_0_MASK_CP_SW 0x0100 +#define A6XX_RBBM_INT_0_MASK_CP_HW_ERROR 0x0200 +#define A6XX_RBBM_INT_0_MASK_CP_CCU_FLUSH_DEPTH_TS 0x0400 +#define A6XX_RBBM_INT_0_MASK_CP_CCU_FLUSH_COLOR_TS 0x0800 +#define A6XX_RBBM_INT_0_MASK_CP_CCU_RESOLVE_TS 0x1000 +#define A6XX_RBBM_INT_0_MASK_CP_IB20x2000 +#define A6XX_RBBM_INT_0_MASK_CP_IB10x4000 +#define A6XX_RBBM_INT_0_MASK_CP_RB 0x8000 +#define A6XX_RBBM_INT_0_MASK_CP_RB_DONE_TS 0x0002 +#define A6XX_RBBM_INT_0_MASK_CP_WT_DONE_TS 0x0004 +#define A6XX_RBBM_INT_0_MASK_CP_CACHE_FLUSH_TS 0x0010 +#define A6XX_RBBM_INT_0_MASK_RBBM_ATB_BUS_OVERFLOW 0x0040 +#define A6XX_RBBM_INT_0_MASK_RBBM_HANG_DETECT 0x0080 +#define A6XX_RBBM_INT_0_MASK_UCHE_OOB_ACCESS 0x0100 +#define A6XX_RBBM_INT_0_MASK_UCHE_TRAP_INTR0x0200 +#define A6XX_RBBM_INT_0_MASK_DEBBUS_INTR_0 0x0400 +#define A6XX_RBBM_INT_0_MASK_DEBBUS_INTR_1 0x0800 +#define A6XX_RBBM_INT_0_MASK_ISDB_CPU_IRQ 0x4000 +#define A6XX_RBBM_INT_0_MASK_ISDB_UNDER_DEBUG 0x8000 +#define A6XX_CP_INT_CP_OPCODE_ERROR0x0001 +#define A6XX_CP_INT_CP_UCODE_ERROR