Re: gEDA-user: Outsourcing PCB layout

2009-05-25 Thread Gabriel Paubert
On Fri, May 22, 2009 at 05:02:25PM +, Michael Sokolov wrote:
 John Griessen j...@ecosensory.com wrote:
 
  but then, the international reach of the internet along with closed borders
  and regulated trade may put me out, way out :-)
 
 You mean Ineiev's offer being 15-40 times cheaper than what you and
 everyone else has offered?  Yeah, that pretty much guarantees that I'll
 go with him. :-)
 
 Yes, I know the saying that you get what you pay for.  But this is a
 *hobby* project on which I don't expect to make any money ever.  I have
 mentioned the possibility of one ISP wanting me to make 100 of those
 units, but after I had made that post I have rechecked the availability
 of all the parts on my BOM and confirmed what I had feared: the RS8973
 SDSL transceiver chip, the one that the whole design revolves around, is
 no longer available by any means other than buying other old SDSL
 routers on eBay and desoldering that chip.  I have 10 such sacrificial
 routers in my stash which have been acquired for that specific purpose.
 There is one other chip in my design which I would like to keep in there
 for sentimental reasons (TI SN75LBC784 EIA-423 transceiver), and it has
 also apparently become unobtainium.  I have 25 of those on hand.

Indeed, while some distributors apparently still have a non-negligible 
stock of Conexant's RS8973 (www.americaii.com claims 1943), the transceiver 
is obsolete.

Gabriel


___
geda-user mailing list
geda-user@moria.seul.org
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user


Re: gEDA-user: Outsourcing PCB layout

2009-05-25 Thread Michael Sokolov
Gabriel Paubert paub...@iram.es wrote:

 Indeed, while some distributors apparently still have a non-negligible 
 stock of Conexant's RS8973 (www.americaii.com claims 1943),

Thanks for the pointer, I'll check it out!

 the transceiver is obsolete.

Yes, Mindspeed doesn't want to make, sell or support it any more because
they have M289xx as the new replacement.  Care to know why they
obsoleted RS8973 in favor of M289xx?  RS8973 was open source-friendly,
whereas M289xx is completely closed.  See this page for the full gory
details:

http://ifctfvax.Harhan.ORG/OpenSDSL/chips/mindspeed.html

MS


___
geda-user mailing list
geda-user@moria.seul.org
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user


gEDA-user: Gschem png color output - grayish background

2009-05-25 Thread KURT PETERS

   When I look at the background of schematics output by the png writer
   from Gschem 1.5.2 it looks kind of like a dingy gray instead of pure
   white (especially when looked at as an import in WinWord).  Does
   anyone else notice this and, if so, how would I get a true white
   background?
   Regards,
   Kurt


___
geda-user mailing list
geda-user@moria.seul.org
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user


Re: gEDA-user: Outsourcing PCB layout

2009-05-25 Thread Gabriel Paubert
On Mon, May 25, 2009 at 03:35:07PM +, Michael Sokolov wrote:
 Gabriel Paubert paub...@iram.es wrote:
 
  Indeed, while some distributors apparently still have a non-negligible 
  stock of Conexant's RS8973 (www.americaii.com claims 1943),
 
 Thanks for the pointer, I'll check it out!

I'm not affiliated in any way to AmericaII but I was looking a few weeks
ago for the high speed grade (-5) of a Xilinx Spartan3A (some part of
the design has to run at 400MHz, only 20 flip-flops or so, but that's
a case where the speed grade makes a difference); I ended up buying 
the parts from them since other distributors only carried -4 or gave 
me 12-13 weeks of delay.

 
  the transceiver is obsolete.

Sorry, I did not express myself well, I meant the TI part (SN75LBC784),
that one does not appear in stock in any of my providers.

 
 Yes, Mindspeed doesn't want to make, sell or support it any more because
 they have M289xx as the new replacement.  Care to know why they
 obsoleted RS8973 in favor of M289xx?  RS8973 was open source-friendly,
 whereas M289xx is completely closed.  See this page for the full gory
 details:
 
 http://ifctfvax.Harhan.ORG/OpenSDSL/chips/mindspeed.html

Interesting...

Gabriel



___
geda-user mailing list
geda-user@moria.seul.org
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user


gEDA-user: Breadboard drawings with pcb?

2009-05-25 Thread Josef Wolf
Hello,

I am about to write an introduction into electronics for kids.  This
introduction will also contain small circuits to experiment with.  For
building the circuits, I'd use a breadboard like this one:

http://produkt.conrad.de/45973183/steckplatine-eic-108.htm

To draw the schematics, I'd use gschem (obviously).  But I wonder how
to create the drawings for placing the components.  I'd like to have
the holes and connections of the breadboard be drawn in light-grey.  On
top of that, I'd draw the actual components and the paths of the current
in black.

I can think of two ways of doing this:

1. Create the breadboard drawing as a component on its own, so it would be
   included into gschem.  This method would probably clutter the schematic
   with a useless component.

2. Add the breadboard as a drawing into pcb.  I've done a little perl
   script just to see how this could look like.  I've attached the script
   below.


Now here are my questions:

- How can I make the breadboard drawing appear light-grey in pcb's
  postscript output?
- Is there a way to make pcb aware of the fact that the holes in the
  breadboard are connected?
- Any other suggestions?



#! /usr/bin/perl

use strict;
use warnings;

my @texts;
my ($rows, $cols) = (shift, shift);
$rows = 2 unless defined $rows;
$cols = 1 unless defined $cols;

header;

sub text {
my ($x, $y, $text) = @_;
push (@texts, sprintf ('Text[%d %d 0 100 %s ]',
   ($x*1, $y*1, $text)));
}

for (my $c=0; $c($cols+1)*18; $c+=18) {
if ($c$cols*18) {
my %off=(A=5,  B=6,  C=7,  D=8,  E=9,
 F=12, G=13, H=14, I=15, J=16);
foreach my $arr (0, $rows*6+3.4) {
foreach my $l (A..J) {
text ($c+$off{$l}-0.12, $arr, $l);
}
}
}
for (my $r=0; $r$rows*6+3; $r++) {
unless (($r-3)%6) {
vbar ($c+1, $r);
vbar ($c+2, $r)
}
if ($c$cols*18) {
hbar ($c+5,  $r+1);
hbar ($c+12, $r+1);
foreach my $x (4, 16.5) {
if ($r==1 || $r%5==0) {
text ($c+$x, $r-0.3, $r);
}
}
}
}
}

footer;

sub vbar {
my ($x, $y, $o) = @_;
$x *= 1;
$y *= 1;

print _EOF_;
Element[ vLine5  vLINE5 $x $y 0 0 0 100 ]
(
 Pin[0 0 6000 3000 6600 3800 1 1 ]
 Pin[0 1 6000 3000 6600 3800 2 2 ]
 Pin[0 2 6000 3000 6600 3800 3 3 ]
 Pin[0 3 6000 3000 6600 3800 4 4 ]
 Pin[0 4 6000 3000 6600 3800 5 5 ]
 ElementLine [0 4 0 0 1000]
)
_EOF_
}

sub hbar {
my ($x, $y, $o) = @_;
$x *= 1;
$y *= 1;

print _EOF_;
Element[ hLine5  hLINE5 $x $y 0 0 0 100 ]
(
 Pin[0 0 6000 3000 6600 3800 1 1 ]
 Pin[1 0 6000 3000 6600 3800 2 2 ]
 Pin[2 0 6000 3000 6600 3800 3 3 ]
 Pin[3 0 6000 3000 6600 3800 4 4 ]
 Pin[4 0 6000 3000 6600 3800 5 5 ]
 ElementLine [0 0 4 0 1000]
)
_EOF_
}

sub header {
my $x = $cols*18+3;
my $y = $rows*6+5;
print _EOF_;
FileVersion[20070407]

PCB[ $x $y]

Grid[1.00 0 0 1]
Cursor[0 0 0.00]
PolyArea[2.00]
Thermal[0.50]
DRC[1000 1000 1000 1000 1500 1000]
Flags(nameonpcb,uniquename,clearnew,snappin)
Groups(1,c:2,s:3:4:5:6:7:8)

Styles[Signal,1000,3600,2000,1000:Power,2500,6000,3500,1000:Fat,4000,6000,3500,1000:Skinny,600,2402,1181,600]
_EOF_
}

sub footer {
my $texts = join (\n, , @texts, );
print _EOF_;
Layer(1 component) ( $texts )
Layer(2 solder)( )
Layer(3 GND)   ( )
Layer(4 power) ( )
Layer(5 signal1)   ( )
Layer(6 signal2)   ( )
Layer(7 signal3)   ( )
Layer(8 signal4)   ( )
Layer(9 silk)  ( )
Layer(10 silk) ( )
_EOF_
}


___
geda-user mailing list
geda-user@moria.seul.org
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user


Re: gEDA-user: Breadboard drawings with pcb?

2009-05-25 Thread DJ Delorie

Hmmm... perhaps you could make the breadboard with vias, lock them,
connect them on the solder side, and change the via color to match
the far side color?

The breadboard wouldn't be an element itself, but a template .pcb
file.


___
geda-user mailing list
geda-user@moria.seul.org
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user


Re: gEDA-user: Outsourcing PCB layout

2009-05-25 Thread Michael Sokolov
Gabriel Paubert paub...@iram.es wrote:

 Sorry, I did not express myself well, I meant the TI part (SN75LBC784),
 that one does not appear in stock in any of my providers.

I have it in my design for the sentimental value - I just like EIA-423 -
and I have 25 of those parts in my little grabby hands, enough for my
own play.

If that ISP follows through on wanting 100 of my units (or if someone
else expresses a similar interest), *and* if we can somehow solve the
RS8973 situation, then I'll revise my design and respin the PCB for
whatever is available in the requested quantity.  But I don't want to
think about that at the present time.

Right now I just want to get the damn thing finally built after all
these years, just for my own personal sanity, just to prove to myself
that I can design and build a piece of hardware of that level of
complexity - even if it's only a one-off piece that can never be made in
volume.  I've been working on this project since 2006, and there were
several times over the last 2.5 y when I was just about ready to put the
finishing touches on it and send it off to layout, but every time I had
a context switch.  If I have a context switch, the project goes into the
background and won't resurface for another few months at least.  Then
the cycle repeats.

With Ineiev getting ready to do the layout for a price I can easily
afford on my hobby budget, I want to actually make it happen this time.
At this point I want as little change to my design as possible.
Basically I want to change my currently existing design only if it is
rather certain that the circuit won't work if I give it to Ineiev with
my current netlist as it stands.  If the circuit has a high chance of
working as it currently stands with the current netlist and the parts I
physically have on hand, I want to lay it out and build it as it stands.
(I'm going to have a couple of local friends who are real HW engineers
review my schematics for the cost of me taking them out to lunch to help
me answer that go/no-go question.)  If I start making bigger changes to
my design, I'll have another context switch to other pressing life needs
and the gadget won't get built for at least another year...

MS


___
geda-user mailing list
geda-user@moria.seul.org
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user


Re: gEDA-user: Breadboard drawings with pcb?

2009-05-25 Thread John Coppens
On Mon, 25 May 2009 19:55:23 +0200
Josef Wolf j...@raven.inka.de wrote:

 - How can I make the breadboard drawing appear light-grey in pcb's
   postscript output?

A trick I've used is to export or print the board to postscript. Then
you'll have many pages, one of them the vias alone, and on another the
silkscreen. You can then  combine both in GIMP and color the vias any
color you like.

Some of the silkscreen drawings of the standard components may have to be
edited a little for 'aesthetic' purposes.

John


___
geda-user mailing list
geda-user@moria.seul.org
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user


Re: gEDA-user: Breadboard drawings with pcb?

2009-05-25 Thread John Luciani

   For the PCB layout I would make a breadboard footprint (along the
   lines of the
   patterns of [1]http://tinyurl.com/5bxzgh ).
   (* jcl *)
   --
   You can't create open hardware with closed EDA tools.
   [2]http://www.luciani.org

References

   1. http://tinyurl.com/5bxzgh
   2. http://www.luciani.org/


___
geda-user mailing list
geda-user@moria.seul.org
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user


Re: gEDA-user: Breadboard drawings with pcb?

2009-05-25 Thread Josef Wolf
On Mon, May 25, 2009 at 02:09:49PM -0400, DJ Delorie wrote:
 
 Hmmm... perhaps you could make the breadboard with vias, lock them,
 connect them on the solder side, and change the via color to match
 the far side color?

Sounds good.  There seem to be a couple of drawbacks, though:

 - The via/solder color from the preference menu is not stored in the
   .pcb file and is lost when the program is quit

 - The color setting seems to affect only the GUI.  I would like to
   have the grey style in printouts (eps, included in latex, so it can
   be printed along with the description and the schematics, resulting
   in a small book)

 - The parts of the breadboard traces which are actually used by the
   circuit should be black instead of grey

 The breadboard wouldn't be an element itself, but a template .pcb
 file.

How would I specify the template when creating the initial .pcb with
gsch2pcb?


___
geda-user mailing list
geda-user@moria.seul.org
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user


Re: gEDA-user: Breadboard drawings with pcb?

2009-05-25 Thread Josef Wolf
On Mon, May 25, 2009 at 03:46:00PM -0300, John Coppens wrote:
 On Mon, 25 May 2009 19:55:23 +0200
 Josef Wolf j...@raven.inka.de wrote:
 
  - How can I make the breadboard drawing appear light-grey in pcb's
postscript output?
 
 A trick I've used is to export or print the board to postscript. Then
 you'll have many pages, one of them the vias alone, and on another the
 silkscreen. You can then  combine both in GIMP and color the vias any
 color you like.

I'd prefer something more scriptable, since I expect to have _lots_ of
circuits.  But at a first glance, it looks like the ps/eps outputs are
easy to postprocess.


___
geda-user mailing list
geda-user@moria.seul.org
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user


Re: gEDA-user: Breadboard drawings with pcb?

2009-05-25 Thread John Griessen
Josef Wolf wrote:

  - The color setting seems to affect only the GUI.  I would like to
have the grey style in printouts (eps, included in latex, so it can
be printed along with the description and the schematics, resulting
in a small book)



Maybe you could use the image in the background feature of pcb.  If the grey 
image was
located carefully to align with a grid you could then snap footprints
corresponding to connected places onto the breadboard image.

That would still leave all the interconnectivity of the breadboard undone 
though.
to get a correct netlist, you would need to add that in a copper layer.

   - The parts of the breadboard traces which are actually used by the
 circuit should be black instead of grey

some black and some grey is beyond pcb's abilities at the moment -- would be a 
u-code-it project,
or would just be done manually.

John Griessen

-- 
Ecosensory   Austin TX
tinyOS devel on:  ubuntu Linux;   tinyOS v2.0.2;   telosb ecosens1


___
geda-user mailing list
geda-user@moria.seul.org
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user


Re: gEDA-user: Breadboard drawings with pcb?

2009-05-25 Thread Josef Wolf
On Mon, May 25, 2009 at 02:52:31PM -0400, John Luciani wrote:

 For the PCB layout I would make a breadboard footprint (along the lines of
 the patterns of *http://tinyurl.com/5bxzgh *).

Umm, thats not the type of breadboard I am talking about.  See, this
project is meant to be an introduction to electronics for total
beginners.  So it should be easy/fast to build and modify the circuits.
So the breadboard I am talking about is the type where you push the
pins of the components into little holes (organized as 100mil grid) to
get them connected.


___
geda-user mailing list
geda-user@moria.seul.org
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user


Re: gEDA-user: Breadboard drawings with pcb?

2009-05-25 Thread John Luciani

   On Mon, May 25, 2009 at 5:05 PM, Josef Wolf [1...@raven.inka.de
   wrote:

   On Mon, May 25, 2009 at 02:52:31PM -0400, John Luciani wrote:
For the PCB layout I would make a breadboard footprint (along the
   lines of

  the patterns of *[2]http://tinyurl.com/5bxzgh *).
 Umm, thats not the type of breadboard I am talking about.  See,
 this
 project is meant to be an introduction to electronics for total
 beginners.  So it should be easy/fast to build and modify the
 circuits.
 So the breadboard I am talking about is the type where you push the
 pins of the components into little holes (organized as 100mil grid)
 to
 get them connected.

   I realize you are doing a different type of breadboard but the
   **idea**
   can be modified to your type of breadboard by changing the arrangement
   of the pads.
   Pads having the same number are considered connected. Take a row of
   square pads
   (all the same pad number) and connect them with thin rectangular pads
   (all the
   same pad number) and you have a connected row. Draw a silkscreen
   rectangle
   around the row of pads and you have a picture similar to a bread board
   row.
   (* jcl *)

   You can't create open hardware with closed EDA tools.
   [3]http://www.luciani.org

References

   1. mailto:j...@raven.inka.de
   2. http://tinyurl.com/5bxzgh
   3. http://www.luciani.org/


___
geda-user mailing list
geda-user@moria.seul.org
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user


Re: gEDA-user: Breadboard drawings with pcb?

2009-05-25 Thread John Griessen
John Luciani wrote:

I realize you are doing a different type of breadboard but the
**idea**
can be modified to your type of breadboard by changing the arrangement
of the pads.
Pads having the same number are considered connected. Take a row of
square pads
(all the same pad number) and connect them with thin rectangular pads
(all the
same pad number) and you have a connected row. Draw a silkscreen
rectangle
around the row of pads and you have a picture similar to a bread board
row.
(* jcl *)
 

Hmmm  Maybe one could get the desired some grey some black if used
by the way he made footprints.  Include some portion of the connectivity
of the breadboard, and by putting down footprints, much of the connection to 
rails would just happen.

John
-- 
Ecosensory   Austin TX


___
geda-user mailing list
geda-user@moria.seul.org
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user


Re: gEDA-user: Breadboard drawings with pcb?

2009-05-25 Thread DJ Delorie

 How would I specify the template when creating the initial .pcb with
 gsch2pcb?

You don't.  You copy the template to the .pcb, and only use gsch2pcb
to *update* it.


___
geda-user mailing list
geda-user@moria.seul.org
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user


Re: gEDA-user: Breadboard drawings with pcb?

2009-05-25 Thread John Griessen
DJ Delorie wrote:
 How would I specify the template when creating the initial .pcb with
 gsch2pcb?
 
 You don't.  You copy the template to the .pcb, and only use gsch2pcb
 to *update* it.

So, if the template was a sea of vias, would footprints be without vias
even though they represent legs of components?  Their connection points could 
be pads
and the connectivity would work and netlist well.  One would just have to get 
over
the way it seems like using through hole parts with surface mount footprints.

John Griessen
-- 
Ecosensory   Austin TX


___
geda-user mailing list
geda-user@moria.seul.org
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user


Re: gEDA-user: Breadboard drawings with pcb?

2009-05-25 Thread DJ Delorie

You'd have to test pcb and see what it does if you overlay a pad on a
via, or a pin on a via.


___
geda-user mailing list
geda-user@moria.seul.org
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user


Re: gEDA-user: Breadboard drawings with pcb?

2009-05-25 Thread Richard Balogh
Josef Wolf wrote:
 Umm, thats not the type of breadboard I am talking about.  See, this
 project is meant to be an introduction to electronics for total
 beginners.  So it should be easy/fast to build and modify the circuits.


I think, You want to create figures like this one:
http://www.robotika.sk/misc/circuit1.png

The picture is taken from the What's a microcontroller book, issued
by the Parallax, Inc. and available here:
   http://www.parallax.com/Portals/0/Downloads/docs/books/edu/wamv2_2.pdf

I am afraid, that this type of figures is far beyond the PCB capabilities.

Richard Balogh


___
geda-user mailing list
geda-user@moria.seul.org
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user


Re: gEDA-user: Breadboard drawings with pcb?

2009-05-25 Thread Josef Wolf
On Mon, May 25, 2009 at 04:08:55PM -0500, John Griessen wrote:
 Josef Wolf wrote:
 
   - The color setting seems to affect only the GUI.  I would like to
 have the grey style in printouts (eps, included in latex, so it can
 be printed along with the description and the schematics, resulting
 in a small book)
 
 Maybe you could use the image in the background feature of pcb.

You mean the method described in http://www.delorie.com/pcb/bg-image.html?
That was also my first attempt.  But it seems to work only for the GUI, no
image on printout.

 If the grey image was
 located carefully to align with a grid you could then snap footprints
 corresponding to connected places onto the breadboard image.
 
 That would still leave all the interconnectivity of the breadboard undone
 though.
 to get a correct netlist, you would need to add that in a copper layer.

Maybe that's not as bad as it sounds.  Guess, I'll have to route the
traces manually anyway, since footprints on a breadboard are much
more flexible than in usual designs.  For example, a resistor can span
anything from 100mil to 1000mil in any angle :-)

- The parts of the breadboard traces which are actually used by the
  circuit should be black instead of grey
 
 some black and some grey is beyond pcb's abilities at the moment -- would
 be a u-code-it project, or would just be done manually.

With the grey part being only a drawing, the routed traces on the
component side would overlap the grey drawing and give exactly the desired
effect (i think)


___
geda-user mailing list
geda-user@moria.seul.org
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user


gEDA-user: system-gafrc

2009-05-25 Thread Peter Gregson
Hi, All,

I have had endless trouble trying to install geda-bundle on my Intel  
MacBook running 10.5.7.  It appears that all installs properly except  
that I don't have system-gafrc installed in /sw/etc/gEDA.  Can someone  
send me a copy so that I can place it there?

This shows up when I try to run gschem.  My geda-bundle contains  
gschem 1.4.3.20081231

Thanks, and Best regards
Peter

Peter Gregson, Ph.D., P.Eng.
Professor, ECE






___
geda-user mailing list
geda-user@moria.seul.org
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user


Re: gEDA-user: Breadboard drawings with pcb?

2009-05-25 Thread John Griessen
DJ Delorie wrote:
 You'd have to test pcb and see what it does if you overlay a pad on a
 via, or a pin on a via.


Oh, right.  pcb footprints don't keep any traces, just pads, pins. (Yet.)

JG


___
geda-user mailing list
geda-user@moria.seul.org
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user


Re: gEDA-user: system-gafrc

2009-05-25 Thread Jason Childs

   Peter,
   Here's the one I have...
   Jason

   On Mon, May 25, 2009 at 6:02 PM, Peter Gregson
   [1]peter.greg...@dal.ca wrote:

 Hi, All,
 I have had endless trouble trying to install geda-bundle on my
 Intel
 MacBook running 10.5.7.  It appears that all installs properly
 except
 that I don't have system-gafrc installed in /sw/etc/gEDA.  Can
 someone
 send me a copy so that I can place it there?
 This shows up when I try to run gschem.  My geda-bundle contains
 gschem 1.4.3.20081231
 Thanks, and Best regards
 Peter
 Peter Gregson, Ph.D., P.Eng.
 Professor, ECE
 ___
 geda-user mailing list
 [2]geda-u...@moria.seul.org
 [3]http://www.seul.org/cgi-bin/mailman/listinfo/geda-user

References

   1. mailto:peter.greg...@dal.ca
   2. mailto:geda-user@moria.seul.org
   3. http://www.seul.org/cgi-bin/mailman/listinfo/geda-user


system-gafrc
Description: Binary data


___
geda-user mailing list
geda-user@moria.seul.org
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user


Re: gEDA-user: Breadboard drawings with pcb?

2009-05-25 Thread Josef Wolf
On Mon, May 25, 2009 at 11:38:13PM +0200, Richard Balogh wrote:
 Josef Wolf wrote:
  Umm, thats not the type of breadboard I am talking about.  See, this
  project is meant to be an introduction to electronics for total
  beginners.  So it should be easy/fast to build and modify the circuits.
 
 
 I think, You want to create figures like this one:
 http://www.robotika.sk/misc/circuit1.png

Yeah, kind of.  Although they don't need to be so good-looking as this
one.

 I am afraid, that this type of figures is far beyond the PCB
 capabilities.

Hmm, I have the feeling that with the help of this list, I am already
pretty close to the solution:

 - Use pads (instead of vias) on the solder side to represent the holes
 - connect them on the solder side with lines
 - lock pads+lines
 - fiddle eps output to change the color of the solder side
 - place parts as usual
 - use copper on component side for routing. The routes appear black in
   the printout

Have I missed something?


___
geda-user mailing list
geda-user@moria.seul.org
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user


Re: gEDA-user: Breadboard drawings with pcb?

2009-05-25 Thread Josef Wolf
On Mon, May 25, 2009 at 05:57:52PM -0400, DJ Delorie wrote:
 
 You'd have to test pcb and see what it does if you overlay a pad on a
 via, or a pin on a via.

So why not use pads instead of vias?  Pads on solder side would represent
the holes in the breadboard and special footprints with pads instead of
pins for the components.


___
geda-user mailing list
geda-user@moria.seul.org
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user


Re: gEDA-user: Breadboard drawings with pcb?

2009-05-25 Thread DJ Delorie

Vias connect the two sides, so you can test for connectivity.  That's
all I was thinking.  If connectivity can be done another way, then you
have other options.


___
geda-user mailing list
geda-user@moria.seul.org
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user


Re: gEDA-user: Breadboard drawings with pcb?

2009-05-25 Thread John Griessen
Josef Wolf wrote:

 Hmm, I have the feeling that with the help of this list, I am already
 pretty close to the solution:
 
  - Use pads (instead of vias) on the solder side to represent the holes
  - connect them on the solder side with lines
  - lock pads+lines
  - fiddle eps output to change the color of the solder side
  - place parts as usual
  - use copper on component side for routing. The routes appear black in
the printout
 
 Have I missed something?

It sounds like you will have a grey solder side layer, so the pads will only be 
on one side
at all -- routes that the netlister and drc checks use need to be on the same 
side as the pads.

So, if you do not use vias your black to grey  change to .ps output can't be 
for the whole side, that would get
the pads, (connected to the routing), and the routing.  all would be grey.

I think that is ready for some testing.  One thing you could do with your 
template .pcb drawing
is include some trace segments of the right lengths to align well as part of a 
copyable library of parts
for students to use.  That is, if they are going to be doing layout.

So try what DJ mentioned.   Test if connectivity is made by overlapping a 
footprint pad on a via without creating errors or not 
allowing it.  If there is a trouble with that, each component will have to have 
some trace attached to each pad also and the trace 
makes the netlist connectivity as usual.  vias connect to the other side and 
allow easy grey postprocessing of .ps other side 
output.

John

-- 
Ecosensory   Austin TX
tinyOS devel on:  ubuntu Linux;   tinyOS v2.0.2;   telosb ecosens1


___
geda-user mailing list
geda-user@moria.seul.org
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user


Re: gEDA-user: Pin-pin rubberbanding

2009-05-25 Thread Kai-Martin Knaak
On Sun, 24 May 2009 14:59:55 +0100, Peter Clifton wrote:

 This patch allows you to touch two pins together (placing the component
 so the pins connect), then pull them apart to produce nets. It also
 works when moving nets attached to pins, so new segments are produced.

Very cool. 
I'll try the patch tomorrow. What version of gschem is it based on?

Next wish to improve routing in gschem: 
An option to restrict the nets to vertical/horizontal. I next to never 
want slanted nets in a schematic.

---(kaimartin)---



___
geda-user mailing list
geda-user@moria.seul.org
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user


Re: gEDA-user: system-gafrc

2009-05-25 Thread Peter Gregson
Thanks, Jason.  Greatly appreciated.

Peter

Peter Gregson, Ph.D, P.Eng.
Professor, ECE
Professor, Biomedical Engineering
Dalhousie University
(902) 499-3931





On 25-May-09, at 7:11 PM, Jason Childs wrote:


   Peter,
   Here's the one I have...
   Jason

   On Mon, May 25, 2009 at 6:02 PM, Peter Gregson
   [1]peter.greg...@dal.ca wrote:

 Hi, All,
 I have had endless trouble trying to install geda-bundle on my
 Intel
 MacBook running 10.5.7.  It appears that all installs properly
 except
 that I don't have system-gafrc installed in /sw/etc/gEDA.  Can
 someone
 send me a copy so that I can place it there?
 This shows up when I try to run gschem.  My geda-bundle contains
 gschem 1.4.3.20081231
 Thanks, and Best regards
 Peter
 Peter Gregson, Ph.D., P.Eng.
 Professor, ECE
 ___
 geda-user mailing list
 [2]geda-u...@moria.seul.org
 [3]http://www.seul.org/cgi-bin/mailman/listinfo/geda-user

 References

   1. mailto:peter.greg...@dal.ca
   2. mailto:geda-user@moria.seul.org
   3. http://www.seul.org/cgi-bin/mailman/listinfo/geda-user
 system-gafrc

 ___
 geda-user mailing list
 geda-user@moria.seul.org
 http://www.seul.org/cgi-bin/mailman/listinfo/geda-user



___
geda-user mailing list
geda-user@moria.seul.org
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user


gEDA-user: libraries

2009-05-25 Thread Peter Gregson
I have installed geda-bundle on my MacBook running 10.5.7.  It appears  
to have been successful, thanks to Jason who sent me his system-gafrc  
file to install (geda-bundle didn't).  However, this version seems to  
have found all of my libraries, but has not found the libraries that  
used to be included with geda.  Has anyone else had this problem?  How  
do I fix it?

Thanks,

Peter

Peter Gregson, Ph.D., P.Eng.
Professor, ECE






___
geda-user mailing list
geda-user@moria.seul.org
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user


Re: gEDA-user: Breadboard drawings with pcb?

2009-05-25 Thread John Coppens
On Mon, 25 May 2009 22:58:26 +0200
Josef Wolf j...@raven.inka.de wrote:

 I'd prefer something more scriptable, since I expect to have _lots_ of
 circuits.  But at a first glance, it looks like the ps/eps outputs are
 easy to postprocess.

If you want publishing (printing) quality output, you'll have to pass
through ps anyway. There are a lot of utilities on the 'net that let you
combine ps outputs in many ways, using command line utilities.

John


___
geda-user mailing list
geda-user@moria.seul.org
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user


Re: gEDA-user: pcb library and hid build modification

2009-05-25 Thread DJ Delorie

Do we really need all the complexity of libtool and shared libraries
just to avoid editing a file?


___
geda-user mailing list
geda-user@moria.seul.org
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user


gEDA-user: libraries

2009-05-25 Thread Peter Gregson
  geda-bundle did not install system-gafrc on my machine for  
unexplained reasons.  I seem to have made it work by copying system- 
gafrc to /sw/etc/gEDA/  by hand.  However, gschem does not find any of  
the libraries in  /sw/share/gEDA/sym.

How can I fix this?   I don't see any way to specify a library other  
than in gschemrc which requires me to list every single one  
individually.  At one time, they were loaded automatically.  Is there  
a way to do this?

Thanks,

Peter

Peter Gregson, Ph.D., P.Eng.
Professor, ECE






___
geda-user mailing list
geda-user@moria.seul.org
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user


Re: gEDA-user: Pin-pin rubberbanding

2009-05-25 Thread Peter Clifton
On Mon, 2009-05-25 at 23:24 +, Kai-Martin Knaak wrote:
 On Sun, 24 May 2009 14:59:55 +0100, Peter Clifton wrote:
 
  This patch allows you to touch two pins together (placing the component
  so the pins connect), then pull them apart to produce nets. It also
  works when moving nets attached to pins, so new segments are produced.
 
 Very cool. 
 I'll try the patch tomorrow. What version of gschem is it based on?

My cairo branch, + some local stuff. It should apply to git HEAD though
(untested).

 Next wish to improve routing in gschem: 
 An option to restrict the nets to vertical/horizontal. I next to never 
 want slanted nets in a schematic.

Yes, I feel I want more of that heuristic sometimes, but it will need
some work before we get there.

The patch I posted to add nets when stretching a pin-* connection is
somewhat of a kludge (to achieve what I wanted quickly). If we are going
to start getting clever with net rubber-banding heuristics, I suspect we
need some more invasive work to the routines responsible.

-- 
Peter Clifton

Electrical Engineering Division,
Engineering Department,
University of Cambridge,
9, JJ Thomson Avenue,
Cambridge
CB3 0FA

Tel: +44 (0)7729 980173 - (No signal in the lab!)



___
geda-user mailing list
geda-user@moria.seul.org
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user