Re: [gem5-users] RISC-V Multicore Support

[Jason Lowe-Power]

Hi Muhammet,

https://gem5-review.googlesource.com/c/public/gem5/+/9626 has been merged
https://gem5-review.googlesource.com/c/public/gem5/+/9644 has been
abandoned in favor of something else (I'm not fully sure).

Cheers,
Jason

On Thu, Feb 20, 2020 at 2:40 AM Muhammet Abdullah Soytürk <
muhammetabdullahsoyt...@gmail.com> wrote:

> Hi all,
>
> I have seen that multicore support for RISC-V ISA was implemented by some
> researchers from Cornell University. I ran into these
> 
> slides. In one of the slides, they try to pull some changes (
> https://gem5.googlesource.com/public/gem5 refs/changes/26/9626/4 and
> https://gem5.googlesource.com/public/gem5 refs/changes/44/9644/3) from
> the repository which are not available anymore. Are these changes merged in
> upstream gem5?
>
> Best,
> Muhammet
> ___
> gem5-users mailing list
> gem5-users@gem5.org
> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

[gem5-users] RISC-V Multicore Support

[Muhammet Abdullah Soytürk]

Hi all,

I have seen that multicore support for RISC-V ISA was implemented by some
researchers from Cornell University. I ran into these

slides. In one of the slides, they try to pull some changes (
https://gem5.googlesource.com/public/gem5 refs/changes/26/9626/4 and
https://gem5.googlesource.com/public/gem5 refs/changes/44/9644/3) from the
repository which are not available anymore. Are these changes merged in
upstream gem5?

Best,
Muhammet
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users