On Wed, May 11, 2011 at 02:26:43AM +0200, Kai-Martin Knaak wrote:
Colin D Bennett wrote:
Does anyone have any tips on how to plan a layout for easy and clean
track routing? In particular for 2-layer boards.
Put extra care into component placement. IMHO, placement is more
critical to
I start off with schematics. People underestimate the need for a clear
schematic. On the schematics, I tend to place components approximately
where they will appear on the PCB. This gives me an idea of how traces
are to be routed. I divide my schematics into virtual blocks - not
On Fri, 2011-05-06 at 10:00 -0700, Colin D Bennett wrote:
Appears to be working well for me :) Allowing me to add some holes to
polygons to sort out a logo on the silk screen - great!
Did you draw a logo graphic in pcb itself using the polygon tool?
I have really wanted to have decent
On Tue, 2011-05-10 at 16:14 -0700, Colin D Bennett wrote:
Now after a while of routing tracks, there were so many tracks that my
ground plane polygons were chopped to bits and pcb started drawing only
the left half of the polygon, for instance. This obviously created
problems since nets that
On Wed, 2011-05-11 at 11:43 +0100, Peter Clifton wrote:
I've attached it here in case it helps you get started.
(Now attached!)
--
Peter Clifton
Electrical Engineering Division,
Engineering Department,
University of Cambridge,
9, JJ Thomson Avenue,
Cambridge
CB3 0FA
Tel: +44 (0)7729 980173
Hi folks, I've just started using separate layers so for my polygons so
that I can hide them when necessary. This works fine until I group them
with the appropriate layer. Ie - top and ground in a layer grouping -
with ground being the layer I am putting polygons on. When I go to hide
On Wed, 2011-05-11 at 21:41 +1000, Geoff Swan wrote:
Hi folks, I've just started using separate layers so for my polygons so
that I can hide them when necessary. This works fine until I group them
with the appropriate layer. Ie - top and ground in a layer grouping -
with ground being
On Wed, 11 May 2011 13:12:55 +0100
Peter Clifton pc...@cam.ac.uk wrote:
On Wed, 2011-05-11 at 21:41 +1000, Geoff Swan wrote:
Hi folks, I've just started using separate layers so for my
polygons so that I can hide them when necessary. This works fine
until I group them with the appropriate
On Wed, 11 May 2011 13:12:55 +0100
Peter Clifton pc...@cam.ac.uk wrote:
On Wed, 2011-05-11 at 21:41 +1000, Geoff Swan wrote:
Hi folks, I've just started using separate layers so for my
polygons so that I can hide them when necessary. This works fine
until I group them with the appropriate
Colin D Bennett wrote:
Does it differ from pcb+gl to mainline git HEAD?
The pcb+gl version looks nicer :-)
The polygon area is still rendered but very transparent.
If this feature enters pcb-HEAD, there should be an option to really suppress
polygon recalculation and maybe rendering, too. This
I've heard a lot about this pcb+gl and I like it... and it turns out I
fetched my git a few days from the enabling of it, so I think I missed
the bus for it...
So, how do I enable it for the latest git? Is there a compile-time
flag?
Thanks,
Tom
Kai-Martin Knaak wrote:
Unfortunately, the binaries fail when started with wine. They fail with
different symptoms:
This was via ssh. So this may have been an additional complication. From the
local desktop I get different spew. I'll split the output of the different
binaries to separate
Thomas Oldbury wrote:
I've heard a lot about this pcb+gl and I like it... and it turns out I
fetched my git a few days from the enabling of it, so I think I missed the
bus for it...
The single, largest impact of of pcb+gl is transparency. IIRC, this is
only showing with rat lines at the
Kai-Martin Knaak wrote:
-minipack-gschem-with-winXP-in-Virtualbox--
C:\Programme\result\bingschem.exe
ERROR: In procedure primitive-load-path:
ERROR: Unable to find file ice-9/boot-9.scm in load path
I forgot to mention that the binary just dies after this. No GUI, no
On Wed, 11 May 2011 18:31:35 +0200, Kai-Martin Knaak
kn...@iqo.uni-hannover.de wrote:
Kai-Martin Knaak wrote:
-minipack-gschem-with-winXP-in-Virtualbox--
C:\Programme\result\bingschem.exe
ERROR: In procedure primitive-load-path:
ERROR: Unable to find file
On Wed, 11 May 2011 17:30:22 +0200
Kai-Martin Knaak kn...@iqo.uni-hannover.de wrote:
Colin D Bennett wrote:
Does it differ from pcb+gl to mainline git HEAD?
The pcb+gl version looks nicer :-)
The polygon area is still rendered but very transparent.
Ah, now that you mention it, I do
This is, how pcb.exe fares. When called by wine, the binary exits after about a
second
and a few error messages. see below. When called with the CMD tool of winXP in
a
Virtualbox, the GUI comes up fine. But there are glitches and a show stopper:
* Zoom in does not work -- neither with the z
Peter TB Brett wrote:
boot-9.scm is part of Guile (it's the master Scheme script needed to
initialise the interpreter). Guile may not be installed correctly. Try
running 'guile' and see if you get to a prompt.
I get the same result:
C:\Programme\result\binguile.exe
ERROR: In procedure
Nope... rat lines are solid. I checked thisversion out around 2nd May.
On 11 May 2011 17:27, Kai-Martin Knaak [1]kn...@iqo.uni-hannover.de
wrote:
Thomas Oldbury wrote:
I've heard a lot about this pcb+gl and I like it... and it turns out
I
fetched my git a few days from
On Wed, May 11, 2011 at 04:51:21PM +0100, Thomas Oldbury wrote:
I've heard a lot about this pcb+gl and I like it... and it turns out I
fetched my git a few days from the enabling of it, so I think I missed
the bus for it...
So, how do I enable it for the latest git? Is there a
On Wed, 11 May 2011 19:08:07 +0200, Kai-Martin Knaak
kn...@iqo.uni-hannover.de wrote:
Peter TB Brett wrote:
boot-9.scm is part of Guile (it's the master Scheme script needed to
initialise the interpreter). Guile may not be installed correctly. Try
running 'guile' and see if you get to a
On Wed, 2011-05-11 at 16:51 +0100, Thomas Oldbury wrote:
I've heard a lot about this pcb+gl and I like it... and it turns out I
fetched my git a few days from the enabling of it, so I think I missed
the bus for it...
In git HEAD, there is some GL support. What I've always called
pcb+gl
On Wed, 2011-05-11 at 07:16 -0700, Colin D Bennett wrote:
On Wed, 11 May 2011 13:12:55 +0100
Peter Clifton pc...@cam.ac.uk wrote:
On Wed, 2011-05-11 at 21:41 +1000, Geoff Swan wrote:
Hi folks, I've just started using separate layers so for my
polygons so that I can hide them when
Sometimes, I want to add an inner polygon area to a plane in PCB. The
area might be a power supply which only has to cover a small area; e.g.
1.8V in a predominantly 3.3V area. However, if I just draw a polygon on
top of the plane, there is no cut-out formed and I get shorts. To do
On Wed, 2011-05-11 at 19:05 +0100, Thomas Oldbury wrote:
Sometimes, I want to add an inner polygon area to a plane in PCB. The
area might be a power supply which only has to cover a small area; e.g.
1.8V in a predominantly 3.3V area. However, if I just draw a polygon on
top of the
On Wed, 11 May 2011 02:16:03 +0200
Kai-Martin Knaak k...@lilalaser.de wrote:
Colin D Bennett wrote:
Does anyone have any strategies or tips for general design of ground
planes in 2-layer PCBs? Do you do a ground flood, or do you remove
all extra copper?
I usually route everything,
On Wed, 11 May 2011 02:26:43 +0200
Kai-Martin Knaak k...@lilalaser.de wrote:
Colin D Bennett wrote:
Does anyone have any tips on how to plan a layout for easy and clean
track routing? In particular for 2-layer boards.
Put extra care into component placement. IMHO, placement is more
On Tue, 10 May 2011 21:58:57 -0400
gene glick carzr...@optonline.net wrote:
Kai-Martin posted that placement is more important than routing. I'd
say they are equally important. The best layout guy in the world
can't fix a lousy placement. Bogus layout guys throw more layers at
the
On Wed, May 11, 2011 at 11:19 AM, Peter Clifton [1]pc...@cam.ac.uk
wrote:
On Wed, 2011-05-11 at 19:05 +0100, Thomas Oldbury wrote:
Sometimes, I want to add an inner polygon area to a plane in PCB. The
� � area might be a power supply which only has to cover a small
area; e.g.
One of the things I suggested for Peter's pours branch is to add
another level of polygon-ness.
To summarize, pours creates two layers of polygons - the layer the
user creates, and the cut up polygons caused by traces, vias, etc.
PCB's core sees the cut up polygons, not the user ones, so things
Colin D Bennett co...@gibibit.com writes:
As a rather inexperienced PCB designer, I find that I have to throw
away two or three layouts until I get one that is usable--and still
not entirely satisfactory. I always end up with such a mess of traces
that I know I need better organization and
I'm getting this problem when trying to run the last command:
thomas@thinkpadone:~/pcb2$ git checkout -b pcb+gl_experimental
origin/pcb+gl_experimental
fatal: Not a git repository (or any of the parent directories): .git
Any ideas?
On 11 May 2011 18:41, Peter Clifton
Did the clone succeed? Did you cd into the cloned repo?
On Wed, May 11, 2011 at 12:53 PM, Thomas Oldbury
[1]toldb...@gmail.com wrote:
� I'm getting this problem when trying to run the last command:
� thomas@thinkpadone:~/pcb2$ git checkout -b pcb+gl_experimental
�
On Wed, 2011-05-11 at 15:17 -0400, DJ Delorie wrote:
One of the things I suggested for Peter's pours branch is to add
another level of polygon-ness.
To summarize, pours creates two layers of polygons - the layer the
user creates, and the cut up polygons caused by traces, vias, etc.
PCB's
On Wed, 2011-05-11 at 20:53 +0100, Thomas Oldbury wrote:
I'm getting this problem when trying to run the last command:
thomas@thinkpadone:~/pcb2$ git checkout -b pcb+gl_experimental
origin/pcb+gl_experimental
fatal: Not a git repository (or any of the parent directories): .git
Any
Ah, problem solved... needed to cd into the directory.
On 11 May 2011 21:31, Russell Dill [1]russ.d...@asu.edu wrote:
Did the clone succeed? Did you cd into the cloned repo?
On Wed, May 11, 2011 at 12:53 PM, Thomas Oldbury
[1][2]toldb...@gmail.com wrote:
Â
It works. Thanks! :)
On 11 May 2011 21:51, Thomas Oldbury [1]toldb...@gmail.com wrote:
Ah, problem solved... needed to cd into the directory.
On 11 May 2011 21:31, Russell Dill [2]russ.d...@asu.edu wrote:
Did the clone succeed? Did you cd into the cloned repo?
On Wed,
On my ThinkPad X201, I am encountering a minor issue with PCB+GL... Not
a show stopper, but a bit annoying. I notice that when I move the
cursor, occasionally a random triangle extending from the middle of the
board to the outer edge will be highlighted. I'm using Ubuntu 10.10 and
Okay, the problem is definitely with Guile rather than gschem. Please make
sure that you have its paths set up correctly so that it can find its
Scheme library.
I have the following environment variables set in Windows Vista,
GEDABIN=D:\Program Files\gEDA\bin
GEDADATA=D:\Program
I was already running pcb+gl - so that was a very fast fix. I didn't
know about thin-draw :P
I still think it would be handy to be able to turn of individual layers
regardless of whether they are grouped though...
On Thu, May 12, 2011 at 3:45 AM, Peter Clifton [1]pc...@cam.ac.uk
Thomas Oldbury wrote:
is this a confirmed bug with PCB+GL or just a glitch
with my laptop/software combination?
I haven't seen this on my desktops, yet. They have ATI cards plugged in,
driven by radeon and fglrx. From a hardware point of view they are pretty
far from your set-up.
Colin D Bennett wrote:
(It would be fantastic if pcb could adjust traces
dynamically as components are moved.)
One of my favorite daydreams during manual routing:
A plugin that handles all all tracks like tensioned rubber band. Then
let go of the components and TWANG! -- The board area shrinks
Stephan Boettcher wrote:
My schematics usually look almost like the layout. The pins of the
symbols are placed like on the package.
When in doubt, my design works the other way. The schematic should be
as readable as possible. Preferred signal direction is left to right,
top to bottom. If
On 05/10/2011 11:05 PM, Kai-Martin Knaak wrote:
As mentioned in the thread Where is pcb-20100929 for Win32 ?
I tried to go the minipack way to crosscompile geda and PCB for
windows. There were warnings at compile time -- about 2200 lines.
I get a ton of those as well. I should probably
On Wed, 2011-05-11 at 22:39 +0100, Thomas Oldbury wrote:
On my ThinkPad X201, I am encountering a minor issue with PCB+GL... Not
a show stopper, but a bit annoying. I notice that when I move the
cursor, occasionally a random triangle extending from the middle of the
board to the outer
On 05/11/2011 01:21 PM, Kai-Martin Knaak wrote:
When run with wine, gerbview.exe shows a GUI where all text fails to
render. The gerber view itself is fine as long as one of the lower render
options are selected. No antialias, no transparency. There is some spew
on the command line (see
On Wed, 2011-05-11 at 20:57 -0300, Cesar Strauss wrote:
On 05/11/2011 01:21 PM, Kai-Martin Knaak wrote:
When run with wine, gerbview.exe shows a GUI where all text fails to
render. The gerber view itself is fine as long as one of the lower render
options are selected. No antialias, no
I'm trying to load autocrop.so to my recently compiled (from git HEAD) pcb.
What I get is this:
dl_error: /home/leva/.pcb/plugins/autocrop.so: undefined symbol:
ClearAndRedrawOutput
Is there any way to tweak pcb and/or autocrop.c to work together?
Thanks,
Levente
--
Levente Kovacs
Replace it with this:
gui-invalidate_all ();
___
geda-user mailing list
geda-user@moria.seul.org
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user
On Thu, 2011-05-12 at 03:03 +0200, Levente Kovacs wrote:
I'm trying to load autocrop.so to my recently compiled (from git HEAD) pcb.
What I get is this:
dl_error: /home/leva/.pcb/plugins/autocrop.so: undefined symbol:
ClearAndRedrawOutput
Is there any way to tweak pcb and/or autocrop.c
On Wed, 2011-05-11 at 21:29 -0400, DJ Delorie wrote:
Replace it with this:
gui-invalidate_all ();
More commonly, you would call Redraw (), and draw.c knows this means
to poke gui-invalidate_all(), keeping the drawing model details more
localised to draw.c and the GUIs.
--
Peter
On Thu, May 12, 2011 at 03:03:20AM +0200, Levente Kovacs wrote:
What I get is this:
dl_error: /home/leva/.pcb/plugins/autocrop.so: undefined symbol:
ClearAndRedrawOutput
Is there any way to tweak pcb and/or autocrop.c to work together?
If someone who has been hacking on the GUI can
Cesar Strauss wrote:
gerbv seems to work fine under wine for me, with correct text, antialias
and transparency. You could try using a newer version of wine (mine is
1.2.2).
I will, when the update hits debian/wheezy. Currently debian is at v1.0.1
for oldstable, stable, testing and unstable,
53 matches
Mail list logo
