Hi, Uwe
> On Wed, Oct 09, 2019 at 02:18:31PM +0800, Anson Huang wrote:
> > All i.MX SoCs except i.MX1 have ONLY 1 IRQ, so it is better to check
> > the IRQ count before getting second/third IRQ to avoid below error
> > message during probe:
> >
> > [0.726219] imx-uart 3086.serial: IRQ inde
On Wed, Oct 02, 2019 at 01:57:50PM -0700, Jim Mattson wrote:
> On Thu, Sep 26, 2019 at 7:17 PM Yang Weijiang wrote:
> >
> > There're two different places storing Guest CET states, the states
> > managed with XSAVES/XRSTORS, as restored/saved
> > in previous patch, can be read/write directly from/t
Hello,
On Wed, Oct 09, 2019 at 02:18:31PM +0800, Anson Huang wrote:
> All i.MX SoCs except i.MX1 have ONLY 1 IRQ, so it is better to check
> the IRQ count before getting second/third IRQ to avoid below error
> message during probe:
>
> [0.726219] imx-uart 3086.serial: IRQ index 1 not foun
On Wed, Oct 09, 2019 at 10:45:15AM +0800, Lu Baolu wrote:
> Do you mind explaining why we always return 32 bit here?
See the comment in dma_get_required_mask().
On Tue, Oct 08, 2019 at 11:47:31AM -0400, Arvind Sankar wrote:
> Ok, I see that almost nothing actually uses dma_get_required_mask. So if
> something did need >4Gb space, the IOMMU would allocate it anyway
> regardless of dma_get_required_mask.
Yes. And with the direct mapping it also isn't an is
Hi,
The lockless pfifo_fast qdisc has an issue with packets getting stuck in
the queue. What appears to happen is:
i) Thread 1 holds the 'seqlock' on the qdisc and dequeues packets.
ii) Thread 1 dequeues the last packet in the queue.
iii) Thread 1 iterates through the qdisc->dequeue functi
On Tue, 2019-10-08 at 14:19 -0700, Yizhuo Zhai wrote:
> Hi All:
> net/wireless/chan.c:
> Inside function cfg80211_chandef_compatible(), variable "c1_pri40",
> " c2_pri40", "c1_pri80" and "c2_pri80" could be uninitialized if
> chandef_primary_freqs() fails. However, they are used later in the if
> s
On Wed, Oct 02, 2019 at 12:56:30PM -0700, Jim Mattson wrote:
> On Thu, Sep 26, 2019 at 7:17 PM Yang Weijiang wrote:
> >
> > From: Sean Christopherson
> >
> /*
> > * Read or write a bunch of msrs. All parameters are kernel addresses.
> > *
> > @@ -3009,11 +3017,23 @@ static int __msr_io(stru
On Wed, Oct 02, 2019 at 11:54:26AM -0700, Jim Mattson wrote:
> On Thu, Sep 26, 2019 at 7:17 PM Yang Weijiang wrote:
> >
> > "Load Guest CET state" bit controls whether Guest CET states
> > will be loaded at Guest entry. Before doing that, KVM needs
> > to check if CPU CET feature is enabled on hos
On 09/10/19 07:21, Jianyong Wu (Arm Technology China) wrote:
> As ptp_kvm clock has fixed to arm arch system counter in patch set
> v4, we need check if the current clocksource is system counter when
> return clock cycle in host, so a helper needed to return the current
> clocksource. Could I add t
Btw, I just had a chat with Dan last week on this. And he pointed out
that while this series deals with the read/write path issues of
reflink on DAX it doesn't deal with the mmap side issue that
page->mapping and page->index can point back to exactly one file.
I think we want a few xfstests that
Hi Suzuki
On 2019/10/8 23:32, Suzuki K Poulose wrote:
On 08/10/2019 02:12, Justin He (Arm Technology China) wrote:
Hi Will and Marc
Sorry for the late response, just came back from a vacation.
-Original Message-
From: Marc Zyngier
Sent: 2019年10月1日 21:19
To: Will Deacon
Cc: Justin
On Wed, Oct 9, 2019 at 12:09 AM GMAIL wrote:
>
> I think that's a fair point. Sorry for not noticing it earlier.
>
> > On Tue, Oct 8, 2019, 6:12 PM Andy Shevchenko <
> > andriy.shevche...@linux.intel.com> wrote:
> > > Maybe we can even split this to two patches?
>
> I assume splitting means one to
On Tue, 2019-10-01 at 10:52 +0200, Juri Lelli wrote:
> On 30/09/19 11:24, Scott Wood wrote:
> > On Mon, 2019-09-30 at 09:12 +0200, Juri Lelli wrote:
>
> [...]
>
> > > Hummm, I was actually more worried about the fact that we call
> > > free_old_
> > > cpuset_bw_dl() only if p->state != TASK_WAKIN
All i.MX SoCs except i.MX1 have ONLY 1 IRQ, so it is better to check
the IRQ count before getting second/third IRQ to avoid below error
message during probe:
[0.726219] imx-uart 3086.serial: IRQ index 1 not found
[0.731329] imx-uart 3086.serial: IRQ index 2 not found
Signed-off-by
On Wed, Oct 02, 2019 at 11:18:32AM -0700, Jim Mattson wrote:
> On Thu, Sep 26, 2019 at 7:17 PM Yang Weijiang wrote:
> >
> > CET MSRs pass through Guest directly to enhance performance.
> > CET runtime control settings are stored in MSR_IA32_{U,S}_CET,
> > Shadow Stack Pointer(SSP) are stored in MS
Hi Scott,
Would you please take sometime to test this?
Thank you so much.
On 2019/9/24 13:52, Jason Yan wrote:
Hi Scott,
Can you test v7 to see if it works to load a kernel at a non-zero address?
Thanks,
On 2019/9/20 17:45, Jason Yan wrote:
This series implements KASLR for powerpc/fsl_book
From: Heiher
Take the case where we have:
t0
| (ew)
e0
| (et)
e1
| (lt)
s0
t0: thread 0
e0: epoll fd 0
e1: epoll fd 1
s0: socket fd 0
ew: epoll_wait
et: edge-trigger
lt: level-trigger
We remove unnecessary wakeups to prevent the nested
On Tue, Oct 08, 2019 at 06:04:59PM +0200, Uladzislau Rezki wrote:
> > so, we do not guarantee, instead we minimize number of allocations
> > with GFP_NOWAIT flag. For example on my 4xCPUs i am not able to
> > even trigger the case when CPU is not preloaded.
> >
> > I can test it tomorrow on my 12x
Hi,
On Tue, Oct 8, 2019 at 3:10 AM Roman Penyaev wrote:
>
> On 2019-10-07 20:43, Jason Baron wrote:
> > On 10/7/19 2:30 PM, Roman Penyaev wrote:
> >> On 2019-10-07 18:42, Jason Baron wrote:
> >>> On 10/7/19 6:54 AM, Roman Penyaev wrote:
> On 2019-10-03 18:13, Jason Baron wrote:
> > On 9/
Hi Kai-Heng,
On Thu, Aug 29, 2019 at 5:14 PM Kai-Heng Feng
wrote:
>
> Some Coffee Lake platforms have skewed HPET timer once the SoCs entered
> PC10, and marked TSC as unstable clocksource as result.
>
> Harry Pan identified it's a firmware bug [1].
>
> To prevent creating a circular dependency b
On Wed, Oct 02, 2019 at 11:04:07AM -0700, Jim Mattson wrote:
> On Thu, Sep 26, 2019 at 7:17 PM Yang Weijiang wrote:
> >
> > CET(Control-flow Enforcement Technology) is an upcoming Intel(R)
> > processor feature that blocks Return/Jump-Oriented Programming(ROP)
> > attacks. It provides the followin
> -Original Message-
> From: Jakub Kicinski
> Sent: Wednesday, October 9, 2019 7:02 AM
> Subject: Re: [PATCH 00/20] DPAA fixes
>
> On Tue, 8 Oct 2019 15:10:21 +0300, Madalin Bucur wrote:
> > Here's a series of fixes and changes for the DPAA 1.x drivers.
> > Fixing some boot time dependen
> Subject: [PATCH] nvmem: imx: scu: fix dependency in Kconfig
>
> Fix below error by adding HAVE_ARM_SMCCC dependency in Kconfig
> ERROR: "__arm_smccc_smc" [drivers/nvmem/nvmem-imx-ocotp-scu.ko]
> undefined!
>
> Reported-by: kbuild test robot
> Signed-off-by: Srinivas Kandagatla
> ---
> driver
Hi,
On 10/3/19 8:03 AM, Dmitry Torokhov wrote:
On Wed, Oct 02, 2019 at 04:59:43PM -0700, Dmitry Torokhov wrote:
On Thu, Oct 03, 2019 at 07:30:23AM +0800, kbuild test robot wrote:
Hi Dmitry,
I love your patch! Yet something to improve:
[auto build test ERROR on char-misc/char-misc-testing]
[c
Hi Paolo,
> -Original Message-
> From: Paolo Bonzini
> Sent: Thursday, September 19, 2019 8:13 PM
> To: Marc Zyngier ; Jianyong Wu (Arm Technology China)
> ; net...@vger.kernel.org; yangbo...@nxp.com;
> john.stu...@linaro.org; t...@linutronix.de; sean.j.christopher...@intel.com;
> richard
Should i send patch without the shift (because rest of series gets not merged
in 5.4)?
Am 4. Oktober 2019 17:20:01 MESZ schrieb Lee Jones :
>On Thu, 03 Oct 2019, Frank Wunderlich wrote:
>
>> Part 3 from this series [1] was not merged due to wrong splitting
>> and breaks mt6323 pmic on bananapi-r2
On Tue, Oct 08, 2019 at 10:20:39AM +0200, Jan Kara wrote:
> On Tue 08-10-19 05:38:59, Roman Gushchin wrote:
> > On Tue, Oct 08, 2019 at 03:06:31PM +1100, Dave Chinner wrote:
> > > On Fri, Oct 04, 2019 at 03:11:04PM -0700, Roman Gushchin wrote:
> > > > This is a RFC patch, which is not intended to b
Hi all,
Changes since 20191008:
The bpf-next tree gained a conflict against the bpf tree.
The drm-misc tree gained conflicts against the drm tree and a semantic
conflict against the amdgpu tree.
The staging tree lost its build failure.
Non-merge commits (relative to Linus' tree): 3142
On Wed, Oct 9, 2019 at 4:14 AM Palmer Dabbelt wrote:
>
> On Mon, 23 Sep 2019 04:12:17 PDT (-0700), pbonz...@redhat.com wrote:
> > On 04/09/19 18:15, Anup Patel wrote:
> >> +unsigned long guest_sstatus =
> >> +vcpu->arch.guest_context.sstatus | SR_MXR;
> >> +unsigned lon
On Wed, 9 Oct 2019, at 15:19, Andrew Jeffery wrote:
>
>
> On Wed, 9 Oct 2019, at 15:08, Benjamin Herrenschmidt wrote:
> > On Tue, 2019-10-08 at 22:21 +1030, Andrew Jeffery wrote:
> > > The AST2600 contains an FTGMAC100-compatible MAC, although it no-
> > > longer
> > > contains an MDIO control
Add PIN_CONFIG_BIAS_DISABLE configuration support for Spreadtrum pin
controller.
Signed-off-by: Baolin Wang
---
drivers/pinctrl/sprd/pinctrl-sprd.c | 17 +
1 file changed, 17 insertions(+)
diff --git a/drivers/pinctrl/sprd/pinctrl-sprd.c
b/drivers/pinctrl/sprd/pinctrl-sprd.c
On Wed, 9 Oct 2019, at 15:08, Benjamin Herrenschmidt wrote:
> On Tue, 2019-10-08 at 22:21 +1030, Andrew Jeffery wrote:
> > The AST2600 contains an FTGMAC100-compatible MAC, although it no-
> > longer
> > contains an MDIO controller.
>
> How do you talk to the PHY then ?
There are still MDIO co
If psci_ops.affinity_info() fails, it will sleep 10ms, which will not
take so long in the right case. Use usleep_range() instead of msleep(),
reduce the waiting time, and give a chance to busy wait before sleep.
Signed-off-by: Yunfeng Ye
---
V1->V2:
- use usleep_range() instead of udelay() after
On Tue, 2019-10-08 at 22:21 +1030, Andrew Jeffery wrote:
> The AST2600 contains an FTGMAC100-compatible MAC, although it no-
> longer
> contains an MDIO controller.
How do you talk to the PHY then ?
Cheers,
Ben.
> Signed-off-by: Andrew Jeffery
> ---
> Documentation/devicetree/bindings/net/ftgm
On Wed, 2019-09-11 at 14:48 +, Joel Stanley wrote:
> Hi Ben,
>
> On Tue, 10 Sep 2019 at 22:05, Florian Fainelli
> wrote:
> >
> > On 9/10/19 2:37 PM, Vijay Khemka wrote:
> > > HW checksum generation is not working for AST2500, specially with
> > > IPV6
> > > over NCSI. All TCP packets with IP
Hi Fabrizio-san,
> From: Fabrizio Castro, Sent: Tuesday, October 8, 2019 7:39 PM
>
> Document RZ/G2N (R8A774B1) SoC bindings.
>
> Signed-off-by: Fabrizio Castro
Thank you for the patch!
Reviewed-by: Yoshihiro Shimoda
Best regards,
Yoshihiro Shimoda
Hi Fabrizio-san,
> From: Fabrizio Castro, Sent: Tuesday, October 8, 2019 7:39 PM
>
> Document RZ/G2N (R8A774B1) SoC bindings.
>
> Signed-off-by: Fabrizio Castro
Thank you for the patch!
Reviewed-by: Yoshihiro Shimoda
Best regards,
Yoshihiro Shimoda
Hi Fabrizio-san,
> From: Fabrizio Castro, Sent: Tuesday, October 8, 2019 7:39 PM
>
> Document RZ/G2N (R8A774B1) SoC bindings.
>
> Signed-off-by: Fabrizio Castro
Thank you for the patch!
Reviewed-by: Yoshihiro Shimoda
Best regards,
Yoshihiro Shimoda
Hi Fabrizio-san,
> From: Fabrizio Castro, Sent: Tuesday, October 8, 2019 7:39 PM
>
> Document RZ/G2N (R8A774B1) SoC bindings.
>
> Signed-off-by: Fabrizio Castro
Thank you for the patch!
Reviewed-by: Yoshihiro Shimoda
Best regards,
Yoshihiro Shimoda
Hi Fabrizio-san,
> From: Fabrizio Castro, Sent: Tuesday, October 8, 2019 7:39 PM
>
> This patch adds the binding for r8a774b1 SoC (RZ/G2N).
>
> Signed-off-by: Fabrizio Castro
Thank you for the patch!
Reviewed-by: Yoshihiro Shimoda
Best regards,
Yoshihiro Shimoda
Hi Fabrizio-san,
> From: Fabrizio Castro, Sent: Tuesday, October 8, 2019 7:39 PM
> Document RZ/G2N (R8A774B1) SoC bindings.
>
> Signed-off-by: Fabrizio Castro
> ---
Thank you for the patch!
Reviewed-by: Yoshihiro Shimoda
Best regards,
Yoshihiro Shimoda
Hi,
> On 18.3.2019 13.32, Appana Durga Kedareswara rao wrote:
> > AXI CAN IP and CANPS IP supports tx fifo empty feature, this patch
> > updates the flags field for the same.
> >
> > Signed-off-by: Appana Durga Kedareswara rao
> >
> > ---
> > drivers/net/can/xilinx_can.c | 2 ++
> > 1 file chan
On Tue, 8 Oct 2019 15:10:21 +0300, Madalin Bucur wrote:
> Here's a series of fixes and changes for the DPAA 1.x drivers.
> Fixing some boot time dependency issues, removing some dead code,
> changing the buffers used for reception, fixing the DMA devices,
> some cleanups.
Hi Madalin!
The title o
Hi,
>
>Hi,
>
>Peter Chen writes:
>> On 19-10-07 07:39:11, Pawel Laszczak wrote:
>>> Patch fixes issue with Halt Endnpoint Test observed
>>
>> %s/Endnpoint/Endpoint
>>
>>>
>>> during using g_zero
>>> driver as DUT. Bug occurred only on some testing board.
>>
>> g_zero is legacy, please use configf
On Fri, Oct 04, 2019 at 07:28:34PM -0400, Andrea Arcangeli wrote:
> On Sat, Oct 05, 2019 at 06:46:40AM +0800, Wei Yang wrote:
> > On Wed, Oct 02, 2019 at 08:45:05PM -0400, Andrea Arcangeli wrote:
> > >Hello,
> > >
> > >On Tue, Aug 06, 2019 at 01:38:59PM +0800, Wei Yang wrote:
> > >> Finally new_fla
Fixed alignment and style issues raised by checkpatch.pl
Signed-off-by: Chandra Annamaneni
---
drivers/staging/kpc2000/kpc2000_spi.c | 49 ---
1 file changed, 28 insertions(+), 21 deletions(-)
diff --git a/drivers/staging/kpc2000/kpc2000_spi.c
b/drivers/
On Wed, Oct 2, 2019 at 8:18 PM Chris Chiu wrote:
> v7:
>- Fix reported bug of watchdog stop
>- refer to the RxPWDBAll in vendor driver for SNR calculation
> v8:
>- Add missing break in switch case
>
> + case WIRELESS_MODE_N_24G:
> + case WIRELESS_MODE_N
Hi Rob, Felipe,
On Tuesday, September 24, 2019 00:38, Yang Li wrote:
>
> On Thu, Jul 25, 2019 at 4:56 PM Rob Herring wrote:
> >
> > On Wed, Jul 24, 2019 at 8:29 PM Ran Wang wrote:
> > >
> > > Hi Rob,
> > >
> > > On Thursday, July 25, 2019 04:42 Rob Herring wrote:
> > > >
> > > > On Fri, Jul 12
On 2019/10/8 17:44, Alexandre Belloni wrote:
> On 08/10/2019 17:37:12+0800, Jinke Fan wrote:
>> When using following operations:
>> save_control = CMOS_READ(RTC_CONTROL);
>> -CMOS_WRITE((save_control|RTC_SET), RTC_CONTROL);
>> +CMOS_WRITE((save_control | RTC_SET), RTC_CONTROL);
>
> Un
On 2019/10/8 20:11, Peter Zijlstra wrote:
On Tue, Oct 01, 2019 at 08:33:45PM +0800, Like Xu wrote:
Hi Peter,
On 2019/10/1 16:23, Peter Zijlstra wrote:
On Mon, Sep 30, 2019 at 03:22:57PM +0800, Like Xu wrote:
+ union {
+ u8 event_count :7; /* the total number of created per
If tcf_register_action failed, mirred_device_notifier
should be unregistered.
Fixes: 3b87956ea645 ("net sched: fix race in mirred device removal")
Signed-off-by: YueHaibing
---
net/sched/act_mirred.c | 6 +-
1 file changed, 5 insertions(+), 1 deletion(-)
diff --git a/net/sched/act_mirred.c
On 2019/10/4 21:46, James Clark wrote:
> Hi Xiaojun,
>
> I wanted to ask if you are still working on this?
>
> I've noticed that it doesn't apply cleanly to perf/core anymore and I was
> working on re-basing it.
> Would you be interested in me posting my progress?
>
> I was also interested in d
Tested and commented on the issue page. Thank you for the correction.
--
Cheers,
You-Sheng Yang
On 2019-10-08 15:17, Luciano Coelho wrote:
> On Tue, 2019-10-08 at 14:05 +0800, You-Sheng Yang wrote:
>> Follow-up for commit fddbfeece9c7 ("iwlwifi: fw: don't send
>> GEO_TX_POWER_LIMIT command to FW
On Tue, 8 Oct 2019 17:56:03 +0800, Haishuang Yan wrote:
> ip6erspan driver calls ether_setup(), after commit 61e84623ace3
> ("net: centralize net_device min/max MTU checking"), the range
> of mtu is [min_mtu, max_mtu], which is [68, 1500] by default.
>
> It causes the dev mtu of the erspan device
Hi Bjorn,
Sorry for the late reply I was off for couple of days.
On 10/8/19 2:32 PM, Bjorn Helgaas wrote:
> External Email
>
> --
> On Tue, Oct 08, 2019 at 08:25:23AM +, Robert Richter wrote:
>> On 04.10.19 14:48:13, Bjorn He
On Tue, 8 Oct 2019 20:59:16 +0300
Alexey Dobriyan wrote:
> On Tue, Oct 08, 2019 at 12:10:26AM +0900, Masami Hiramatsu wrote:
> > Currently proc-self-map-files-002.c sets va_max (max test address
> > of user virtual address) to 4GB, but it is too big for 32bit
> > arch and 1UL << 32 is overflow on
Hi,
On 10/8/19 10:33 PM, Arvind Sankar wrote:
We must return a mask covering the full physical RAM when bypassing the
IOMMU mapping. Also, in iommu_need_mapping, we need to check using
dma_direct_get_required_mask to ensure that the device's dma_mask can
cover physical RAM before deciding to byp
On Tue, 8 Oct 2019 23:39:40 +
wrote:
>
>
> > -Original Message-
> > From: Masami Hiramatsu on Thursday, October 03, 2019 7:13 PM
> >
> > Use real temporary working directory for generating kselftest
> > archive.
> >
> > tools/testing/selftests/kselftest directory has been used for
Adds the XUSB pad and XUSB controllers on Tegra194.
Signed-off-by: JC Kuo
---
Changes in v4: none
Changes in v3: none
Changes in v2:
- renamed xhci@361 with usb@361
- moved padctl@352 and usb@361 inside /cbb
- cleaned up "clocks" property of usb@361 node
- added blanks lin
This commit enables XUSB host and pad controller in Tegra194
P2972- board.
Signed-off-by: JC Kuo
---
Changes in v4: none
Changes in v3: none
Changes in v2:
- use capitalization of regulator names
- fix gpio property of VDD_5V_SATA regulator
.../arm64/boot/dts/nvidia/tegra194-p2888.dtsi | 36
Add support for the XUSB pad controller found on Tegra194 SoCs. It is
mostly similar to the same IP found on Tegra186, but the number of
pads exposed differs, as do the programming sequences. Because most of
the Tegra194 XUSB PADCTL registers definition and programming sequence
are the same as Tegr
Extend the bindings to cover the set of features found in Tegra194.
Note that, technically, there are four more supplies connected to the
XUSB pad controller (DVDD_PEX, DVDD_PEX_PLL, HVDD_PEX and HVDD_PEX_PLL)
, but the power sequencing requirements of Tegra194 require these to be
under the control
As xusb-tegra186.c will be reused for Tegra194, it would be good to
protect Tegra186 soc data with CONFIG_ARCH_TEGRA_186_SOC. This commit
also reshuffles Tegra186 soc data single CONFIG_ARCH_TEGRA_186_SOC
will be sufficient.
Signed-off-by: JC Kuo
---
Changes in v4: none
Changes in v3: none
Change
This series introduces support for Tegra194 XUSB host and pad
controller. Tegra194 XUSB host and pad controller are highly
similar to the controllers found on Tegra186. Therefore, it's
possible to resue xhci-tegra.c and xusb-tegra186.c for Tegra194.
Changelog:
v4:
xhci: tegra: Parameterize mailb
On 2019/10/4 21:46, James Clark wrote:
> Hi Xiaojun,
>
> I wanted to ask if you are still working on this?
>
> I've noticed that it doesn't apply cleanly to perf/core anymore and I was
> working on re-basing it.
> Would you be interested in me posting my progress?
>
> I was also interested in d
Adjust some nodes to make them follow alphabetical sort except
iomuxc node which is put at the end of file because of its huge
pinctrl data.
Signed-off-by: Anson Huang
---
arch/arm64/boot/dts/freescale/imx8mq-evk.dts | 46 ++--
1 file changed, 23 insertions(+), 23 deletio
All nodes are better to follow alphabetical sort except iomuxc
which has huge pinctrl data, better to put it at the end of
file.
Signed-off-by: Anson Huang
---
arch/arm64/boot/dts/freescale/imx8mn-ddr4-evk.dts | 304 +++---
1 file changed, 152 insertions(+), 152 deletions(-)
dif
On 19-10-08 08:01:19, Pawel Laszczak wrote:
> >>
> >> diff --git a/drivers/usb/cdns3/gadget.c b/drivers/usb/cdns3/gadget.c
> >> index 2ca280f4c054..9050b380ab83 100644
> >> --- a/drivers/usb/cdns3/gadget.c
> >> +++ b/drivers/usb/cdns3/gadget.c
> >> @@ -1145,6 +1145,14 @@ static void cdns3_transfer_
On 19-10-08 15:58:57, Felipe Balbi wrote:
>
> Hi,
>
> Peter Chen writes:
> > On 19-10-07 07:39:11, Pawel Laszczak wrote:
> >> Patch fixes issue with Halt Endnpoint Test observed
> >
> > %s/Endnpoint/Endpoint
> >
> >>
> >> during using g_zero
> >> driver as DUT. Bug occurred only on some testing
On 10/8/19 7:29 PM, Thierry Reding wrote:
> On Mon, Oct 07, 2019 at 01:03:11PM +0200, Greg KH wrote:
>> On Sat, Oct 05, 2019 at 12:28:59AM +0800, JC Kuo wrote:
>>> Hi,
>>>
>>> This series introduces support for Tegra194 XUSB host and pad
>>> controller. Tegra194 XUSB host and pad controller are hig
On Tue, Oct 08, 2019 at 01:01:21PM -0400, Joel Fernandes wrote:
> On Tue, Oct 08, 2019 at 06:35:45PM +0200, Marco Elver wrote:
> > On Tue, 8 Oct 2019 at 18:30, Joel Fernandes wrote:
> > >
> > > On Tue, Oct 08, 2019 at 01:01:40PM +0800, Boqun Feng wrote:
> > > > "mask_ofl_ipi" is used for iterate C
On Tue, Sep 17, 2019 at 04:52:55PM +0800, Yang, Weijiang wrote:
Hi, Paolo,
Could you review this v5 patch at your convenience?
Thanks a lot!
> EPT-Based Sub-Page write Protection(SPP)is a HW capability which allows
> Virtual Machine Monitor(VMM) to specify write-permission for guest
> physical mem
On Tue, 2019-10-08 at 07:58 -0400, Alex Ghiti wrote:
> On 10/7/19 8:46 PM, Atish Patra wrote:
> > On Mon, 2019-10-07 at 05:11 -0400, Alex Ghiti wrote:
> > > On 10/4/19 10:12 PM, Atish Patra wrote:
> > > > On Thu, 2019-08-08 at 02:17 -0400, Alexandre Ghiti wrote:
> > > > > In order to avoid wasting
Consolidate some duplicated bookkeeping from seq_read() into a
function.
Signed-off-by: Vito Caputo
---
fs/seq_file.c | 34 +-
1 file changed, 21 insertions(+), 13 deletions(-)
diff --git a/fs/seq_file.c b/fs/seq_file.c
index 1600034a929b..e5d2bccf5ac4 100644
---
Quoting Bjorn Andersson (2019-10-08 16:55:04)
> On Tue 08 Oct 16:45 PDT 2019, Stephen Boyd wrote:
> > @@ drivers/soc/qcom/llcc-slice.c
> >
> > static struct llcc_drv_data *drv_data = (void *) -EPROBE_DEFER;
> >
> > --static const struct regmap_config llcc_regmap_config =
Hi Daniel:
> -Original Message-
> From: Daniel Baluta
> Sent: 2019年10月8日 15:26
> To: Richard Zhu
> Cc: jassisinghb...@gmail.com; Oleksij Rempel ;
> Daniel Baluta ; Aisheng Dong
> ; dl-linux-imx ; Linux Kernel
> Mailing List ; linux-arm-kernel
>
> Subject: [EXT] Re: [RESEND PATCH v5 4/4
If CONFIG_TYPEC_HD3SS3220=y, CONFIG_USB_ROLE_SWITCH=m, below errors
can be found:
drivers/usb/typec/hd3ss3220.o: In function `hd3ss3220_remove':
hd3ss3220.c:(.text+0x64): undefined reference to `usb_role_switch_put'
drivers/usb/typec/hd3ss3220.o: In function `hd3ss3220_dr_set':
hd3ss3220.c:(.text+0
If a channel is being rapidly restarted and the kobj release worker is
busy, there is a chance the the rpdev_release function will run after
the channel struct itself has been released.
There should not be a need to decouple the channel from rpdev in the
rpdev release since that should only happen
From: Ramuthevar Vadivel Murugan
The current arasan sdhci PHY configuration isn't compatible
with the PHY on Intel's LGM(Lightning Mountain) SoC devices.
Therefore, add a new compatible, to adapt the Intel's LGM
SDXC PHY with arasan-sdhc controller to configure the PHY.
Signed-off-by: Ramutheva
From: Ramuthevar Vadivel Murugan
Add a new compatible to use the sdhc-arasan host controller driver
with the SDXC PHY to support on Intel's Lightning Mountain(LGM) SoC.
Signed-off-by: Ramuthevar Vadivel Murugan
---
Documentation/devicetree/bindings/mmc/arasan,sdhci.txt | 17 +
The current arasan sdhci PHY configuration isn't compatible
with the PHY on Intel's LGM(Lightning Mountain) SoC devices.
Therefore, add a new compatible, to adapt the Intel's LGM
SDXC PHY with arasan-sdhc controller to configure the PHY.
Linux code base : V5.4-rc1
Ramuthevar Vadivel Murugan (2)
syzbot has bisected this bug to:
commit 75cdbdd089003cd53560ff87b690ae911fa7df8e
Author: Jiri Pirko
Date: Sat Oct 5 18:04:37 2019 +
net: ieee802154: have genetlink code to parse the attrs during dumpit
bisection log: https://syzkaller.appspot.com/x/bisect.txt?x=14620210e0
start
On 10/4/2019 3:27 PM, Bjorn Andersson wrote:
By just cancelling the deferred rx worker during GLINK instance teardown
any pending deferred commands are leaked, so free them.
Fixes: b4f8e52b89f6 ("rpmsg: Introduce Qualcomm RPM glink driver")
Cc: sta...@vger.kernel.org
Tested-by: Srinivas Kanda
Hi John,
Thanks for your nice work, these are useful for performance profiling
if anyone is unfamiliar with the uncore PMU events on hip08.
For this patchset, please feel free to add
Reviewed-by: Shaokun Zhang
Thanks,
Shaokun
On 2019/9/4 23:54, John Garry wrote:
> This patchset adds some missin
On Wed, 9 Oct 2019 at 00:38, Florian Fainelli wrote:
>
>
>
> On 10/8/2019 4:51 AM, Andrew Jeffery wrote:
> > Hello,
> >
> > This series slightly extends the devicetree binding and driver for the
> > FTGMAC100 to describe an optional RMII RCLK gate in the clocks property.
> > Currently it's necessa
Hi Jassi,
> Subject: [PATCH V10 0/2] mailbox: arm: introduce smc triggered mailbox
Are you fine with this patch set?
Thanks,
Peng.
>
> From: Peng Fan
>
> V10:
> - Add R-b tag from Andre, Rob and Florian
> - Two minor fixes
> - Drop "passed from consumers" in patch 1/2 per Andre's comment
On 10/4/2019 3:27 PM, Bjorn Andersson wrote:
Attempting to transmit rx_done messages after the GLINK instance is
being torn down will cause use after free and memory leaks. So cancel
the intent_work and free up the pending intents.
With this there are no concurrent accessors of the channel le
On Tue, Oct 8, 2019 at 3:52 PM Nicolas Saenz Julienne
wrote:
>
> Hi Rob/Robin,
>
> On Tue, 2019-10-08 at 14:52 -0500, Rob Herring wrote:
> > From: Robin Murphy
> >
> > Since the "dma-ranges" property is only valid for a node representing a
> > bus, of_dma_get_range() currently assumes the node pa
On 10/4/2019 3:26 PM, Bjorn Andersson wrote:
From: Arun Kumar Neelakantam
Extra channel reference put when remote sending OPEN_ACK after timeout
causes use-after-free while handling next remote CLOSE command.
Remove extra reference put in timeout case to avoid use-after-free.
Fixes: b4f8e5
On Mon, 23 Sep 2019, Valentin Schneider wrote:
> Since the enabling and disabling of IRQs within preempt_schedule_irq()
> is contained in a need_resched() loop, we don't need the outer arch
> code loop.
>
> Reviewed-by: Palmer Dabbelt
> Signed-off-by: Valentin Schneider
> Cc: Albert Ou
> Cc: l
On 10/4/2019 3:26 PM, Bjorn Andersson wrote:
From: Arun Kumar Neelakantam
Memory allocated for re-usable intents are not freed during channel
cleanup which causes memory leak in system.
Check and free all re-usable memory to avoid memory leak.
Fixes: 933b45da5d1d ("rpmsg: glink: Add suppor
On 10/8/2019 4:51 AM, Andrew Jeffery wrote:
> Hello,
>
> This series slightly extends the devicetree binding and driver for the
> FTGMAC100 to describe an optional RMII RCLK gate in the clocks property.
> Currently it's necessary for the kernel to ungate RCLK on the AST2600 in NCSI
> configurat
On Tue, 8 Oct 2019 09:20:03 +0800, Huazhong Tan wrote:
> This patch-set includes some new features for the HNS3 ethernet
> controller driver.
>
> [patch 01/06] adds support for configuring VF link status on the host.
>
> [patch 02/06] adds support for configuring VF spoof check.
>
> [patch 03/06
Instead of validating the links to capture devices and subdevices with
the same function, use the default v4l function for links between
subdevices and only use a different function for validating between
capture device and subdevice.
This change should also ease future work to associate multiple m
On Tue, 8 Oct 2019, at 23:12, Joel Stanley wrote:
> On Tue, 8 Oct 2019 at 11:50, Andrew Jeffery wrote:
> >
> > Critically, the AST2600 requires ungating the RMII RCLK if e.g. NCSI is
> > in use.
> >
> > Signed-off-by: Andrew Jeffery
> > ---
> > Documentation/devicetree/bindings/net/ftgmac100.
Enable the the power domains, reset controllers and remote block device
memory access drivers necessary to boot the Audio, Compute and Modem
DSPs on Qualcomm SDM845.
None of the power domains are system critical, but needs to be builtin
as the driver core prohibits probe deferal past late initcall
Quoting Stephen Boyd:
> Quoting David Dai (2019-09-27 10:16:07)
> > On 9/25/2019 6:28 AM, Stephen Boyd wrote:
> > > Quoting Bjorn Andersson (2019-09-24 22:59:33)
> > >> On Tue 24 Sep 22:41 PDT 2019, Stephen Boyd wrote:
> > >>
> > >>> The DT binding could also be simplified somewhat. Currently a pat
On Mon, 7 Oct 2019 18:40:59 +0200, Johan Hovold wrote:
> The driver would fail to deregister and its class device and free
> related resources on late probe errors.
>
> Reported-by: syzbot+cb035c75c03dbe34b...@syzkaller.appspotmail.com
> Fixes: 32ecc75ded72 ("NFC: pn533: change order operations i
On Tue, Oct 08, 2019 at 04:59:25PM -0700, 'Sami Tolvanen' via Clang Built Linux
wrote:
> On Tue, Oct 8, 2019 at 4:31 PM Andrew Murray wrote:
> > This looks good to me. I can build and boot in a model with both Clang
> > (9.0.6) and GCC (7.3.1) and boot a guest without anything going bang.
>
> Gr
1 - 100 of 910 matches
Mail list logo
