Please ignore this patch. I did some regression tests, that shows, that it does
not work correctly with MCLK=256xfs
I will create a new patch...
Am 12.01.2014 um 12:31 schrieb Daniel Matuschek :
>
> Signed-off-by: Daniel Matuschek
>
> Existing post_table has duplicate settings for some PLL s
Signed-off-by: Daniel
Matuschek
Existing post_table has duplicate settings for some PLL settings.
Only the first setting was used with mclk_div=1
With the updated post_table, the driver
uses mclk_div=0 whenever it is possible. This allows the WM8804
to work at 256xfs internal clock and o
2 matches
Mail list logo