FULL_CHIP_RESET gets set,
the write to the reset register is done and waits then until the CPU reboots.
There is also a ticket #17839 to this bug.
https://dev.openwrt.org/ticket/17839
Signed-off-by: Michael Uray
---
--- a/arch/mips/ath79/common.c
+++ b/arch/mips/ath79/common.c
@@ -83,6 +83,8 @@ void
mask for the FULL_CHIP_RESET gets set,
the write to the reset register is done and waits then until the CPU reboots.
There is also a ticket #17839 to this bug.
https://dev.openwrt.org/ticket/17839
Signed-off-by: Michael Uray
---
--- a/arch/mips/ath79/common.c
+++ b/arch/mips/ath79/common.c
required.
This patch runs an endless loop after the interrupts get disabled and the
FULL_CHIP_RESET gets set and waits then until the CPU reboots.
There is also a ticket #17839 to this bug.
https://dev.openwrt.org/ticket/17839
Signed-off-by: Michael Uray
I am not subscribed to the mailing list, so