Reading the operating manual of the TEDD2-mini is write:
Three LEDs indicate sync status
as well as PPS activity
and:
You now have a choice to make about use of the AUX PPS/LED pad
but in the schematic is not drawn any connection for the two more led as in the
old version of the PPS divider.
Thanks Gary,
Thanks very much for your very helpful reply. I found those 2 operators manuals
and downloaded them. The Keysight website is slightly confusing as those
manuals were not in the same place as the others I found. I now have some great
reading to catch up on!!
Morris
From: Gary
On Wed, 20 Jan 2016 17:56:31 -0500
Bob Camp wrote:
> > Interestingly, some were close to 0ps, for which
> > we have no good explanation.
>
> The explanation is fairly simple, you have a clock and a “data pulse”
> flying down the delay / carry chain. With an ASIC you could make
Hello,
I am looking for the datas of an OCXO UTC refrence A08663-01 MY3109 10MHz
Thanks in anticipation for the help
___
time-nuts mailing list -- time-nuts@febo.com
To unsubscribe, go to https://www.febo.com/cgi-bin/mailman/listinfo/time-nuts
and
Hi
> On Jan 21, 2016, at 5:48 AM, Attila Kinali wrote:
>
> On Wed, 20 Jan 2016 17:56:31 -0500
> Bob Camp wrote:
>
>>> Interestingly, some were close to 0ps, for which
>>> we have no good explanation.
>>
>> The explanation is fairly simple, you have a clock
Hi
The PLL cocks in MCU’s are abut the worst jitter monsters out there. It’s clear
they only make
them as good as they need to be for the internal MCU logic. The PLL’s in the
FPGA’s I’ve tested are much
better jitter wise. Part of the issue is that the FPGA VCO’s will “pull” a few
percent.
I'm not in front of the manual or the board right now, but if you look
at the layout you will see two pairs of pads at the output end of the
board. If you look at the way the pads are physically arranged along
with the schematic, you'll see that you can either connect to two of the
pads to
My tiny 100 MHz low noise OCXOs are unexpectedly delayed at the mfr, and
I'm looking at alternative schemes.
One is to get 10 or 20 MHz OCXOs (typically in stock) and multiply them
up. I've got the Wenzel ap notes on 2diode and using HCMOS (and I've
used the packaged Wenzel multipliers), and I
Have you considered synthesizers? I am using an Analog Devices AD9517
to drive a A/D
converter at 250 MHz. It has many clock outputs that are independently
configurable.
It is intended for low jitter applications.
Pete.
On 1/21/2016 9:43 AM, jimlux wrote:
My tiny 100 MHz low noise OCXOs
It is interesting that the HP8662A multiplies 10 MHz to 640 MHz,
in steps of 2X. But there is a crystal filter at 80 MHz to
clean up the wideband noise of the 10811. In the 11729, they
filter the 640 MHz from the 8662 with a SAW filter, again to
eliminate multiplied up wideband noise. It's
On 1/21/16 7:17 AM, Peter Reilley wrote:
Have you considered synthesizers? I am using an Analog Devices AD9517
to drive a A/D
converter at 250 MHz. It has many clock outputs that are independently
configurable.
It is intended for low jitter applications.
So you run the PLL VCO at 1 GHz or
The main feature in the '72 compared to '71 is the hardware accelerated
histogram function. This allows you to do millions of histogram samples
a second rather than being limited to the processor to do the calculations.
The '72 have some more analysis modes. HP had this to offer:
Am 21.01.2016 um 15:43 schrieb jimlux:
My tiny 100 MHz low noise OCXOs are unexpectedly delayed at the mfr,
and I'm looking at alternative schemes.
One is to get 10 or 20 MHz OCXOs (typically in stock) and multiply
them up. I've got the Wenzel ap notes on 2diode and using HCMOS (and
I've used
On 1/21/16 9:26 AM, Richard (Rick) Karlquist wrote:
It is interesting that the HP8662A multiplies 10 MHz to 640 MHz,
in steps of 2X. But there is a crystal filter at 80 MHz to
clean up the wideband noise of the 10811. In the 11729, they
filter the 640 MHz from the 8662 with a SAW filter, again
14 matches
Mail list logo