Tim Harvey wrote:
When enabling PCI support in u-boot my 3.14 kernel hangs somewhere
during PCI init or enumeration (can't tell as uart is not up yet)
Enabling earlyprintk support may help.
David, on your board(s) do you have a PCIe switch as well?
Not yet, but this (using a PEX8603) is
Signed-off-by: Scott Jiang scott.jiang.li...@gmail.com
---
arch/blackfin/include/asm/config-pre.h |3 ---
arch/blackfin/include/asm/mach-common/bits/spi.h |1 +
2 files changed, 1 insertion(+), 3 deletions(-)
diff --git a/arch/blackfin/include/asm/config-pre.h
SPI3 controller is not only used on BF609 platform. So we add a common
controller
driver and leave machine specific configuration in board drivers.
Remove obsolete spi6xx.h and select new board driver in configuration file.
Signed-off-by: Scott Jiang scott.jiang.li...@gmail.com
---
Signed-off-by: Scott Jiang scott.jiang.li...@gmail.com
---
arch/blackfin/include/asm/clock.h |2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/arch/blackfin/include/asm/clock.h
b/arch/blackfin/include/asm/clock.h
index 59d3faa..05ae03c 100644
---
The tools mkimage, dumpimage, fit_info, fit_check_sign
always have the common libraries to be linked,
so HOSTLOADLIBES_* can be consolidated a little bit.
Signed-off-by: Masahiro Yamada yamad...@jp.panasonic.com
Acked-by: Simon Glass s...@chromium.org
---
- Resend as a single patch with Simon's
Hi, Darwin
On 6/5/2014 11:13 AM, Darwin Dingel wrote:
Hi,
I have a sdcard with a messed up partition table with a FAT signature on
the header. This is readable under linux but not when I do a 'fatls' which
results in Partition 1 not valid on device 0.
Do you define the CONFIG_DOS_PARTITION
Josh Wu wrote
Do you define the CONFIG_DOS_PARTITION in your board config head file
(include/configs/.h)?
If not defined that macro will cause above error.
Yes. CONFIG_DOS_PARTITION is defined.
--
View this message in context:
Hi Michal and Albert,
On Wed, 4 Jun 2014 12:54:23 +0200
Michal Simek michal.si...@xilinx.com wrote:
Hi Albert and Masahiro,
surprisingly I have tested zynq in Tom's repo and
I am getting stuck in full u-boot.
I have also tried SPL with MMC and it is hanging in the same location
U-Boot
hi,
I want to check the whether my ethernet, Mictor, RF interface,high speed
link ,DDR from uboot.I want to do it automaticlly by uboot.ie when uboot
gets loaded i want to check whether these devices are working by
uboot.please tell me about the functions i have to make use of.please help.
--
Hi Albert and Michal,
On Wed, 4 Jun 2014 12:54:23 +0200
Michal Simek michal.si...@xilinx.com wrote:
Hi Albert and Masahiro,
surprisingly I have tested zynq in Tom's repo and
I am getting stuck in full u-boot.
I have also tried SPL with MMC and it is hanging in the same location
U-Boot
On Wed, Jun 04, 2014 at 05:27:30PM +0100, York Sun wrote:
On 06/02/2014 11:01 AM, Mark Rutland wrote:
On Mon, Jun 02, 2014 at 05:06:13PM +0100, York Sun wrote:
On 06/02/2014 04:34 AM, Mark Rutland wrote:
On Thu, May 29, 2014 at 09:49:05PM +0100, York Sun wrote:
Make MMU functions
Hi,
On 06/05/2014 10:59 AM, Masahiro Yamada wrote:
Hi Albert and Michal,
On Wed, 4 Jun 2014 12:54:23 +0200
Michal Simek michal.si...@xilinx.com wrote:
Hi Albert and Masahiro,
surprisingly I have tested zynq in Tom's repo and
I am getting stuck in full u-boot.
I have also tried SPL
On Wed, Jun 4, 2014 at 11:30 PM, David Müller (ELSOFT AG)
d.muel...@elsoft.ch wrote:
Tim Harvey wrote:
When enabling PCI support in u-boot my 3.14 kernel hangs somewhere
during PCI init or enumeration (can't tell as uart is not up yet)
Enabling earlyprintk support may help.
David,
This is
On Wed, May 7, 2014 at 10:24 PM, Tim Harvey thar...@gateworks.com wrote:
The IMX6QUAD/DUAL have SATA, but the IMX6SOLO/DL do not. Return
instead of configuring the SATA clock and GPR13 registers.
Signed-off-by: Tim Harvey thar...@gateworks.com
---
arch/arm/imx-common/sata.c | 7 ++-
1
Hi Chian,
Hi guys,
On Fri, 2014-05-30 at 11:41 +0200, Detlev Zundel wrote:
Hi Pavel,
On Wed 2014-05-28 16:29:50, Wolfgang Denk wrote:
In message 20140528124910.ga24...@amd.pavel.ucw.cz you wrote:
There are no differences between EBV socrates and socfpga boards,
currently.
On Wed, May 7, 2014 at 10:23 PM, Tim Harvey thar...@gateworks.com wrote:
The IMX6QUAD/DUAL have SATA, but the IMX6SOLO/DL do not. Return failure
instead of attempting a memory access that results in a data abort and reset.
Signed-off-by: Tim Harvey thar...@gateworks.com
---
v2:
- remove
Commit 41623c91 moved exception handlers to .vectores section
but it missed to adjust Zynq linker script.
Zynq boards hang up after relocation because _start symbol
does not point to the correct address and gd-relocaddr gets insane.
Signed-off-by: Masahiro Yamada yamad...@jp.panasonic.com
Cc:
Hi Tim,
On 05/06/2014 12:44, Tim Harvey wrote:
On Wed, May 7, 2014 at 10:24 PM, Tim Harvey thar...@gateworks.com wrote:
The IMX6QUAD/DUAL have SATA, but the IMX6SOLO/DL do not. Return
instead of configuring the SATA clock and GPR13 registers.
Signed-off-by: Tim Harvey thar...@gateworks.com
Hi Uzair,
On 06/04/2014 03:24 PM, Uzair Zaidi wrote:
I am trying to run u-boot falcon mode on zynq-microzed board and i am
following README-falcon. There are two methods with spl export i.e. ATAGS
blob and FDT blob.
I am using FDT in spl export.
Is the DT blob (fdt) needs to get
Hi Michal and Albert,
On Thu, 05 Jun 2014 12:12:37 +0200
Michal Simek mon...@monstr.eu wrote:
Hi,
On 06/05/2014 10:59 AM, Masahiro Yamada wrote:
Hi Albert and Michal,
On Wed, 4 Jun 2014 12:54:23 +0200
Michal Simek michal.si...@xilinx.com wrote:
Hi Albert and Masahiro,
hello Michal,
Thankyou for your reply.
If you wanted to Falcon, how would you do it?
Is there any alternative to those commands ? Are the commands really
important?
On Thu, Jun 5, 2014 at 4:27 PM, Michal Simek mon...@monstr.eu wrote:
Hi Uzair,
On 06/04/2014 03:24 PM, Uzair Zaidi wrote:
Dear andrew_,
In message 1401958223509-181470.p...@n7.nabble.com you wrote:
I want to check the whether my ethernet, Mictor, RF interface,high speed
link ,DDR from uboot.I want to do it automaticlly by uboot.ie when uboot
gets loaded i want to check whether these devices are working by
Dear CYRIL P. JOY,
please keep the mailing list on Cc:
In message caev-wwvx3hc167z4gnu0oz2u0b9ayryrrzt30ews2dcxrtu...@mail.gmail.com
you wrote:
Thank you very much for the quick reply.I checked the code and i
understood the checking of DDR,I2C and ETHERNET.but i didnt find any checks
-- Forwarded message --
From: CYRIL P. JOY joycyr...@gmail.com
Date: Thu, Jun 5, 2014 at 6:01 PM
Subject: Re: [U-Boot] checking from uboot
To: Wolfgang Denk w...@denx.de
Dear Wolfgang,
Thank you very much for the quick reply.I checked the code and i
understood the checking of
any idea about the inbuilt supporting functions for md and mw command in
uboot code.like the i2c probe.thanks.
On Thu, Jun 5, 2014 at 6:09 PM, Wolfgang Denk w...@denx.de wrote:
Dear CYRIL P. JOY,
please keep the mailing list on Cc:
In message
Hi Jeroen,
On Thu, May 22, 2014 at 9:27 PM, Jeroen Hofstee dasub...@myspectrum.nl wrote:
Hello Vasili,
On wo, 2014-05-21 at 11:50 +0300, Vasili Galka wrote:
This pattern is a
result of the original decision from 2004 to prioritize the host
include paths over the paths from
Dear CYRIL P. JOY,
please don't top post / full quote.
In message CAEv-wWu_Arqucx2wSyQ=YK=6fs0f9f+pa3ytdufrung2gan...@mail.gmail.com
you wrote:
any idea about the inbuilt supporting functions for md and mw command in
uboot code.like the i2c probe.thanks.
I don't understand this question.
G4060 has no PA cores, hence removing its support.
Signed-off-by: Sandeep Singh sand...@freescale.com
Change-Id: Ia9b8760dec9bb890ee87c8b6c947d693aa884b33
Reviewed-on: http://git.am.freescale.net:8181/3808
Reviewed-by: Aggrwal Poonam-B10812 poonam.aggr...@freescale.com
Tested-by: Review
This is a workaround for 32 bit hardware limitation of TDM.
T1040 has 36 bit physical addressing, TDM DMAC register
are 32 bit wide but need to store address of CCSR space
which lies beyond 32 bit address range. This workaround
creats a LAW to enable access of TDM DMA to CCSR by
mapping CCSR to
G4060 has no PA cores, hence removing its support.
Signed-off-by: Sandeep Singh sand...@freescale.com
Change-Id: Ia9b8760dec9bb890ee87c8b6c947d693aa884b33
Reviewed-on: http://git.am.freescale.net:8181/3808
Reviewed-by: Aggrwal Poonam-B10812 poonam.aggr...@freescale.com
Tested-by: Review
On 06/05/2014 03:09 AM, Mark Rutland wrote:
On Wed, Jun 04, 2014 at 05:27:30PM +0100, York Sun wrote:
On 06/02/2014 11:01 AM, Mark Rutland wrote:
On Mon, Jun 02, 2014 at 05:06:13PM +0100, York Sun wrote:
On 06/02/2014 04:34 AM, Mark Rutland wrote:
On Thu, May 29, 2014 at 09:49:05PM +0100,
Signed-off-by: Tom Rini tr...@ti.com
---
board/ti/am43xx/board.c |5 -
1 file changed, 4 insertions(+), 1 deletion(-)
diff --git a/board/ti/am43xx/board.c b/board/ti/am43xx/board.c
index d358ad8..e05a50b 100644
--- a/board/ti/am43xx/board.c
+++ b/board/ti/am43xx/board.c
@@ -464,7 +464,10
Similar to OMAP4/5 we need to scale the voltage up prior to changing the
clock frequencies up higher. Add a similar hook to start with.
Signed-off-by: Tom Rini tr...@ti.com
---
arch/arm/cpu/armv7/am33xx/clock.c| 11 +++
arch/arm/include/asm/arch-am33xx/clock.h |1 +
2
Add a driver for the TPS65218 PMIC which is used by TI AM43xx SoCs and
may be used by TI AM335x SoCs.
Signed-off-by: Tom Rini tr...@ti.com
---
drivers/power/pmic/Makefile|1 +
drivers/power/pmic/pmic_tps65218.c | 97
include/power/tps65218.h
This family is supported by the TPS65218 PMIC. Implement a scale_vcores
to set the MPU and CORE voltage correctly to the max frequency that is
supported (and what we will be scaling them to in setup_dplls()).
Signed-off-by: Tom Rini tr...@ti.com
---
board/ti/am43xx/board.c | 48
On Mon, May 26, 2014 at 09:28:27PM +0200, Andreas Bießmann wrote:
Dear Tom Rini,
Please pull the following changes from u-boot-avr32/master into u-boot/master.
The following changes since commit 9665fa8f9e1488209d5e01d0792c243e0a220c5a:
Merge branch 'master' of
Tim,
On Wed, Jun 4, 2014 at 9:16 PM, Tim Harvey thar...@gateworks.com wrote:
work-around the problem on my end as well. Note that I do not see this
issue unless I'm using one of our boards with a PCIe switch and If I
disable PCI support in u-boot this does not occur. This feels like a
Does
On Sun, Jun 01, 2014 at 07:47:35PM +0200, Marek Vasut wrote:
The following changes since commit 90b51c33f362926e17d4c07dcef1ce822abaa89f:
Merge branch 'master' of git://git.denx.de/u-boot-arm (2014-05-30 11:34:39
-0400)
are available in the git repository at:
On Tue, Jun 03, 2014 at 12:19:56PM +, Alexey Brodkin wrote:
Dear Tom,
The following changes since commit 3fe1a8545b55d31a6db2d9e60d962c4f6e048913:
powerpc: hiddendragon: remove orphan board (2014-05-30 14:03:24 -0400)
are available in the git repository at:
On 05/29/2014 03:29 PM, Stephen Warren wrote:
From: Stephen Warren swar...@nvidia.com
For each of Jetson TK1, Venice2, and Beaver:
- Enable the first USB controller in DT, and describe its configuration.
- Enable USB device/gadget support. This allows the user to type e.g.
ums 0 mmc 0
On Thu, Jun 05, 2014 at 04:07:17PM +0100, York Sun wrote:
On 06/05/2014 03:09 AM, Mark Rutland wrote:
On Wed, Jun 04, 2014 at 05:27:30PM +0100, York Sun wrote:
On 06/02/2014 11:01 AM, Mark Rutland wrote:
On Mon, Jun 02, 2014 at 05:06:13PM +0100, York Sun wrote:
On 06/02/2014 04:34 AM,
On Thursday, June 05, 2014 at 05:27:08 PM, Fabio Estevam wrote:
Tim,
On Wed, Jun 4, 2014 at 9:16 PM, Tim Harvey thar...@gateworks.com wrote:
work-around the problem on my end as well. Note that I do not see this
issue unless I'm using one of our boards with a PCIe switch and If I
disable
The following enables AHCI support for sun7i boards, which in turn
requires GPIO support. It also adds support for the Cubieboard2 board.
This is based on v2 of Hans' sunxi: Bug fixes, sun4i and sun5i support,
pmic support and network improvements series[0]. (Other than e.g.
boards.cfg and
In 73545f75b66d ahci: wait longer for link I increased the
timeout to 40ms based on the observed behaviour of a WD disk on a
Cubietruck. Since then Karsten Merker and myself have both
observed timeouts with HGST disks (Karsten on Cubietruck, me on
Cubieboard2). Increasing the timeout to ~175ms
This has been disabled for ARM in initr_scsi since that function was
introduced. However it works fine for me on Cubieboard and Cubietruck (with the
upcoming AHCI glue patch).
I also tested on two random ARM platforms which seem to define CONFIG_CMD_SCSI:
- highbank worked fine (on midway
Signed-off-by: Ian Campbell i...@hellion.org.uk
---
v2: Split out from ahci: provide sunxi SATA driver using AHCI
platform framework
---
arch/arm/cpu/armv7/sunxi/clock_sun4i.c | 3 +--
1 file changed, 1 insertion(+), 2 deletions(-)
diff --git a/arch/arm/cpu/armv7/sunxi/clock_sun4i.c
This is a sun7i (A20) based followup to the sun4i (A10)
Cubieboard. It has GMAC using MII mode.
Signed-off-by: Ian Campbell i...@hellion.org.uk
Acked-by: Hans de Goede hdego...@redhat.com
---
board/sunxi/Makefile | 1 +
board/sunxi/dram_cubieboard2.c | 31
This patch enables CONFIG_CMD_GPIO for the Allwinner (sunxi) platform as well
as providing the common gpio API (gpio_request/free, direction in/out, get/set
etc).
Signed-off-by: Chen-Yu Tsai w...@csie.org
Signed-off-by: Hans de Goede hdego...@redhat.com
Signed-off-by: Ma Haijun
This enables the necessary clocks, in AHB0 and in PLL6_CFG. This is done
for sun7i only since I don't have access to any other sunxi platforms
with sata included.
The PHY setup is derived from the Alwinner releases and Linux, but is mostly
undocumented.
The Allwinner AHCI controller also
run_command() returns 0 for success, 1 for failure. Fix places which
assume that failure is indicated by a negative return code.
Signed-off-by: Thomas Betker thomas.bet...@rohde-schwarz.com
---
arch/arm/cpu/arm926ejs/kirkwood/cpu.c | 2 +-
board/gdsys/p1022/controlcenterd.c| 6 +-
run_command() returns 0 on success and 1 on error. However, there are some
invocations which expect 0 or 1 for success (not repeatable or repeatable)
and -1 for error; add run_command_repeatable() for this purpose.
Signed-off-by: Thomas Betker thomas.bet...@rohde-schwarz.com
---
common/cli.c
Replace run_command() by run_command_repeatable() in places which
depend on the return code to indicate repeatability.
Signed-off-by: Thomas Betker thomas.bet...@rohde-schwarz.com
---
common/cli_simple.c | 2 +-
common/cmd_bedbug.c | 2 +-
2 files changed, 2 insertions(+), 2 deletions(-)
diff
I am resending the patches because they didn't make it to Patchwork the
first time, probably due to a configuration issue on my side.
The intent of these patches is to get command repeat to work again.
Currently, successful commands won't be repeated but failed commands
will -- neither is as
On Tue, 2014-06-03 at 21:41 +0200, Hans de Goede wrote:
Add support for the Allwinner A10 SoC also known as the Allwinner sun4i
family,
and add the Cubieboard board which uses the A10 SoC.
Compared to sun7 only the DRAM controller is a bit different:
-Controller reset bits are inverted,
On Wed, May 28, 2014 at 05:17:33PM +0200, Stefano Babic wrote:
On 23/04/2014 14:20, Masahiro Yamada wrote:
arch/arm/include/asm/spl.h requires all SoCs to have
arch/arm/include/asm/arch-*/spl.h.
But many of them just define BOOT_DEVICE_* macros.
Those macros are used in the switch
On Tue, 2014-06-03 at 21:41 +0200, Hans de Goede wrote:
Add support for the Allwinner A13 and A10s SoCs also know as the Allwinner
sun5i family, and the A13-OLinuXinoM A13 based and r7-tv-dongle A10s based
boards.
The only differences compared to the already supported sun4i and sun7i
On 5 June 2014 12:07, Thomas Betker thomas.bet...@freenet.de wrote:
run_command() returns 0 for success, 1 for failure. Fix places which
assume that failure is indicated by a negative return code.
Signed-off-by: Thomas Betker thomas.bet...@rohde-schwarz.com
This has come through fine to
On 5 June 2014 12:07, Thomas Betker thomas.bet...@freenet.de wrote:
run_command() returns 0 on success and 1 on error. However, there are some
invocations which expect 0 or 1 for success (not repeatable or repeatable)
and -1 for error; add run_command_repeatable() for this purpose.
On 5 June 2014 12:07, Thomas Betker thomas.bet...@freenet.de wrote:
Replace run_command() by run_command_repeatable() in places which
depend on the return code to indicate repeatability.
Signed-off-by: Thomas Betker thomas.bet...@rohde-schwarz.com
Acked-by: Simon Glass s...@chromium.org
On 5 June 2014 12:14, Simon Glass s...@chromium.org wrote:
On 5 June 2014 12:07, Thomas Betker thomas.bet...@freenet.de wrote:
run_command() returns 0 for success, 1 for failure. Fix places which
assume that failure is indicated by a negative return code.
Signed-off-by: Thomas Betker
On Mon, May 19, 2014 at 02:14:03PM +0200, Luka Perkov wrote:
Hi Tom,
On Fri, May 16, 2014 at 01:58:05PM -0400, Tom Rini wrote:
On Fri, May 16, 2014 at 07:26:51PM +0200, Luka Perkov wrote:
when trying to build env with -mfloat-abi=hard I'm hitting this error:
A recent bug reported showed that the built-in CLI was not correctly
handling repeatable commands. A recent series fixes this.
http://patchwork.ozlabs.org/patch/356568/
http://patchwork.ozlabs.org/patch/356569/
http://patchwork.ozlabs.org/patch/356507/
Add a simple test for this. At present we
These cause U-Boot to print a list of available commands. It doesn't break
the test, but it is best to remove them from the output.
Signed-off-by: Simon Glass s...@chromium.org
---
test/trace/test-trace.sh | 22 +++---
1 file changed, 11 insertions(+), 11 deletions(-)
diff
This performs a command, then repeats it, and checks that the repeat
happens.
Signed-off-by: Simon Glass s...@chromium.org
---
test/cmd_repeat.sh | 29 +
test/common.sh | 20
test/trace/test-trace.sh | 20 +++-
3
This was lost sometime in the Kbuild conversion. Add it back.
Check that the trace test now passes:
$ ./test/trace/test-trace.sh
Simple trace test / sanity check using sandbox
/tmp/filemHKPGw
Build sandbox
O=sandbox FTRACE=1
GEN /home/sjg/c/src/third_party/u-boot/files/sandbox/Makefile
On 06/05/2014 10:41 AM, Mark Rutland wrote:
On Thu, Jun 05, 2014 at 04:07:17PM +0100, York Sun wrote:
On 06/05/2014 03:09 AM, Mark Rutland wrote:
On Wed, Jun 04, 2014 at 05:27:30PM +0100, York Sun wrote:
On 06/02/2014 11:01 AM, Mark Rutland wrote:
On Mon, Jun 02, 2014 at 05:06:13PM +0100,
Sometimes it is useful to ignore Ctrl-C, because checking for it causes the
CLI to drop characters. In particular for tests involving sandbox, where
input commands are piped in, some commands will call ctrlc() which will
drop characters from the test script.
Add a CONFIG_SYS_CTRLC_IGNORE option
On Tue, 2014-06-03 at 21:41 +0200, Hans de Goede wrote:
+int axp209_set_ldo3(int mvolt)
+{
+ int cfg = axp209_mvolt_to_cfg(mvolt, 700, 2275, 25);
+
+ if (mvolt == -1)
+ cfg = 0x80; /* determined by LDO3IN pin */
Thus would seem more natural as
if (mvolt ==
Hi,
On do, 2014-06-05 at 14:25 -0400, Tom Rini wrote:
On Mon, May 19, 2014 at 02:14:03PM +0200, Luka Perkov wrote:
Hi Tom,
On Fri, May 16, 2014 at 01:58:05PM -0400, Tom Rini wrote:
On Fri, May 16, 2014 at 07:26:51PM +0200, Luka Perkov wrote:
when trying to build env with
On Tue, 2014-06-03 at 21:41 +0200, Hans de Goede wrote:
Add support for the x-powers axp152 pmic which is found on most A10s boards
and enable it for the r7-tv-dongle board.
Again just the same comments as on the axp209.
___
U-Boot mailing list
On Tue, 2014-06-03 at 21:42 +0200, Hans de Goede wrote:
Signed-off-by: Hans de Goede hdego...@redhat.com
Acked-by: Ian Campbell i...@hellion.org.uk
___
U-Boot mailing list
U-Boot@lists.denx.de
http://lists.denx.de/mailman/listinfo/u-boot
On Tue, 2014-06-03 at 21:42 +0200, Hans de Goede wrote:
From: Chen-Yu Tsai w...@csie.org
Many A20 boards (ie Cubieboard2, A20-OLinuXino_MICRO) use an 100 Mbit MII
phy together with the GMAC nic found in the A20 SoC, add support for this
(this will get used when we add these boards in a later
On Wed, May 28, 2014 at 11:33:35AM +0200, Heiko Schocher wrote:
move fdtdec_get_int() out of lib/fdtdec.c into lib/fdtdec_common.c
as this function is also used, if CONFIG_OF_CONTROL is not
used. Poped up on the ids8313 board using signed FIT images,
and activating CONFIG_SYS_GENERIC_BOARD.
On Thu, Jun 5, 2014 at 2:53 PM, Marek Vasut ma...@denx.de wrote:
Does this help?
drivers/pci/pcie_imx.c | 3 +--
1 file changed, 1 insertion(+), 2 deletions(-)
diff --git a/drivers/pci/pcie_imx.c b/drivers/pci/pcie_imx.c
index c48737e..190cdec 100644
--- a/drivers/pci/pcie_imx.c
+++
Make MMU function reusable. Platform code can setup its own MMU tables.
Signed-off-by: York Sun york...@freescale.com
CC: David Feng feng...@phytium.com.cn
---
Change log
v6: Modified from v4. Add dsb sy before setting MMU registers and add isb
after.
v5: Drop the addition of inline function
Freescale LayerScape with Chassis Generation 3 is a set of SoCs with
ARMv8 cores and 3rd generation of Chassis. We use different MMU setup
to support memory map and cache attribute for these SoCs. MMU and cache
are enabled very early to bootst performance, especially for early
development on
From: J. German Rivera german.riv...@freescale.com
This is needed for accessing peripherals with 64-bit MMIO registers,
from ARMv8 processors.
Signed-off-by: J. German Rivera german.riv...@freescale.com
---
Change log
v6: no change
v5: no change
v4: no change
v3: no change
LS2100A is an ARMv8 implementation. This adds board support for emulator
and simulator:
Two DDR controllers
UART2 is used as the console
IFC timing is tightened for speedy booting
Support DDR3 and DDR4 as separated targets
Management Complex (MC) is enabled
Signed-off-by: York Sun
From: J. German Rivera german.riv...@freescale.com
Adding support to load and start the Layerscape Management Complex (MC)
firmware. First, the MC GCR register is set to 0 to reset all cores. MC
firmware and DPL images are copied from their location in NOR flash to
DDR. MC registers are updated
The offset of module information is at 128, different from DDR3.
Signed-off-by: York Sun york...@freescale.com
---
drivers/ddr/fsl/interactive.c |2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/drivers/ddr/fsl/interactive.c b/drivers/ddr/fsl/interactive.c
index
On Monday, May 26, 2014 at 07:46:27 AM, Lukasz Majewski wrote:
Hi Marek
The following changes since commit
fc25fa27e5f439705e9ca42182014e2d75d9f0ae:
dfu, nand: add medium specific polltimeout function (2014-05-08
10:38:30 +0200)
are available in the git repository at:
When the DDR controller is initialized below a junction temperature of
0°C and then operated above a junction temperature of 65°C, the DDR
controller may cause receive data errors, resulting ECC errors and/or
corrupted data. This erratum applies to the following SoCs and their
variants: MPC8536,
Tom,
The following changes since commit 9a650bfec34c10baf673f9ab95f00dec7210e8c6:
Merge branch 'master' of git://git.denx.de/u-boot-avr32 (2014-06-05 11:22:17
-0400)
are available in the git repository at:
git://git.denx.de/u-boot-mpc85xx.git master
for you to fetch changes up to
Dear Simon Glass,
In message 1401992872-31985-3-git-send-email-...@chromium.org you wrote:
Sometimes it is useful to ignore Ctrl-C, because checking for it causes the
CLI to drop characters. In particular for tests involving sandbox, where
input commands are piped in, some commands will call
On Thursday, June 05, 2014 at 09:20:12 PM, Fabio Estevam wrote:
On Thu, Jun 5, 2014 at 2:53 PM, Marek Vasut ma...@denx.de wrote:
Does this help?
drivers/pci/pcie_imx.c | 3 +--
1 file changed, 1 insertion(+), 2 deletions(-)
diff --git a/drivers/pci/pcie_imx.c
On Thu, Jun 5, 2014 at 7:04 PM, Marek Vasut ma...@denx.de wrote:
Ah yes, 0x4 is correct, I stand corrected, sorry.
No problem. I will submit a patch for it soon.
___
U-Boot mailing list
U-Boot@lists.denx.de
http://lists.denx.de/mailman/listinfo/u-boot
On Friday, June 06, 2014 at 12:14:03 AM, Fabio Estevam wrote:
On Thu, Jun 5, 2014 at 7:04 PM, Marek Vasut ma...@denx.de wrote:
Ah yes, 0x4 is correct, I stand corrected, sorry.
No problem. I will submit a patch for it soon.
Thanks!
Best regards,
Marek Vasut
On Wednesday, May 21, 2014 at 04:01:55 AM, Peter Schumann wrote:
This patch makes it possible to boot from battery on olinuxino Boards
from Olimex.
We should not set DOUBLE_FETS in HW_POWER_MINPWR, it makes my system
reset with in seconds while running on battery power.
Also
From: Fabio Estevam fabio.este...@freescale.com
mx6 reference manual incorrectly states that the DEVICE_TYPE field of
IOMUXC_GPR12 register should be configured as '0010' for setting the PCI
controller in RC mode. The correct value should be '0100' instead.
This also aligns with the same value
On Fri, Apr 25, 2014 at 09:51:09PM +0900, Masahiro Yamada wrote:
The build fails if a non-generic ARM board is compiled
with CONFIG_OF_EMBED=y.
The correct symbol name for embedded FDT is not __dtb_db_begin,
but __dtb_dt_begin. (A typo introduced by commit 6ab6b2af)
Signed-off-by:
On Wed, May 14, 2014 at 02:45:00PM +1200, Charles Manning wrote:
The crc32 used by pblimgae is NOT the same as zlib crc32.
The pbl_crc32 is useful for other purposes in mkimage so split it out.
While we are about it, clean up redundant and confusing code.
Signed-off-by: Charles Manning
On Mon, May 12, 2014 at 11:45:54AM +0900, Masahiro Yamada wrote:
RANLIB was added by commit e221174 (more than a decade ago)
but it has been never referenced at all.
Signed-off-by: Masahiro Yamada yamad...@jp.panasonic.com
Applied to u-boot/master, thanks!
--
Tom
signature.asc
On Wed, May 21, 2014 at 10:43:49PM +0200, Franck Jullien wrote:
The OpenRISC architecture specification v1.0 defines
new SPR registers. This patch adds registers definition
for group 0 and update bit definitions for the CPU
configuration register.
Signed-off-by: Franck Jullien
On Wed, May 21, 2014 at 01:08:52PM -0400, Cormier, Jonathan wrote:
From: Cormier, Jonathan jcorm...@criticallink.com
get_phy_id returns -EIO when it can't read from a phy at a given addr. This
would cause
create_phy_by_mask to return prematurely before it had tested the other
addresses
On Wed, May 14, 2014 at 02:45:01PM +1200, Charles Manning wrote:
Both pblimage and mxsimage use the same crc algorithm, so refactor.
Signed-off-by: Charles Manning cdhmann...@gmail.com
Applied to u-boot/master, thanks!
--
Tom
signature.asc
Description: Digital signature
On Mon, May 12, 2014 at 11:45:55AM +0900, Masahiro Yamada wrote:
checkstack target uses $(PERL) so PERL must be defined.
Signed-off-by: Masahiro Yamada yamad...@jp.panasonic.com
Applied to u-boot/master, thanks!
--
Tom
signature.asc
Description: Digital signature
On Tue, May 20, 2014 at 03:58:58PM +0200, Michael van der Westhuizen wrote:
It is trivial to crash fit_check_sign by invoking with an
absolute path in a deeply nested directory. This is exposed
by vboot_test.sh.
Signed-off-by: Michael van der Westhuizen mich...@smart-africa.com
Acked-by:
On Mon, May 26, 2014 at 07:42:14PM +0900, Masahiro Yamada wrote:
make ep8248_config fails with an error like this:
$ make ep8248_config
make: *** [ep8248_config] Error 1
Its cause is that there are two entries for ep8248.
The first is around line 661 of boards.cfg. (as Active)
On Mon, May 26, 2014 at 07:18:37PM +0530, Siva Durga Prasad Paladugu wrote:
Define the MAX_CLUSTSIZE to default of 65536 only if
CONFIG_FS_FAT_MAX_CLUSTSIZE is not defined.
This option has been provided to save memory in some
memory constrained cases.
Signed-off-by: Siva Durga Prasad
On Mon, May 26, 2014 at 07:51:22PM +0530, Siva Durga Prasad Paladugu wrote:
Assign default environment and set env valid during board_init_f
before relocation as the actual environment will be read from eeprom
later.
Signed-off-by: Siva Durga Prasad Paladugu siva...@xilinx.com
Acked-by:
1 - 100 of 136 matches
Mail list logo
