This enables configs necessary for using SPI. The environment is saved to
the very end of SPI flash. This is unlikely to be overwritten unless the
entire flash is reprogrammed.
This also supplies a default bootcommand. It loads an image and device tree
from the first partition of the MMC. This is
This adds SoC-specific compatible strings to all users of the designware
spi device. This will allow for the correct driver to be selected for each
device. Where it is publicly documented, a compatible string for the
specific device version has also been added. Devices without
publicly-documented d
This documentation has been taken from Linux commit 3d7db0f11c7a ("spi: dw:
Refactor mid_spi_dma_setup() to separate DMA and IRQ config"), immediately
before the file was deleted and replaced with a yaml version. Additional
compatible strings from newer versions have been added, as well as a few
U-
The designware ssi device has "broken" chip select behaviour [1], and needs
specific manipulation to use the built-in chip select. The existing fix is
to use an external GPIO for chip select, but typically the K210 has SPI3
directly connected to a flash chip with dedicated pins. This makes it
impos
CTRLR0 can have several different layouts depending on the specific device
(dw-apb-ssi vs dwc-ssi), and specific parameters set during synthesis.
Update the driver to support three specific configurations: dw-apb-ssi with
SSI_MAX_XFER_SIZE=16, dw-apb-ssi with SSI_MAX_XFER_SIZE=32, and dwc-ssi.
dw-
This patch adds bindings for the MMC slot and SPI flash on the Sipeed Maix
Bit.
Signed-off-by: Sean Anderson
Acked-by: Rick Chen
---
This patch was previously part of
https://patchwork.ozlabs.org/project/uboot/list/?series=161576
(no changes since v2)
Changes in v2:
- Remove broken-wp property
This property is named differently than other SPI drivers with the same
property, as well as the property as used in Linux.
Signed-off-by: Sean Anderson
Tested-by Eugeniy Paltsev
---
AFAIK these device trees are not synced with Linux. However, if they are,
they have not been synced since this pr
This should reduce the size of the struct, and also groups more similar
fields together.
Signed-off-by: Sean Anderson
Tested-by Eugeniy Paltsev
---
(no changes since v2)
Changes in v2:
-New
drivers/spi/designware_spi.c | 27 +--
1 file changed, 13 insertions(+), 14 de
This function does nothing but wrap dw_write.
Signed-off-by: Sean Anderson
---
Changes in v4:
- New
drivers/spi/designware_spi.c | 17 ++---
1 file changed, 6 insertions(+), 11 deletions(-)
diff --git a/drivers/spi/designware_spi.c b/drivers/spi/designware_spi.c
index 8abcdde8a3..
A few registers had slightly different names from what is in the datasheet.
Signed-off-by: Sean Anderson
---
(no changes since v1)
drivers/spi/designware_spi.c | 18 +-
1 file changed, 9 insertions(+), 9 deletions(-)
diff --git a/drivers/spi/designware_spi.c b/drivers/spi/desi
Using an fdt-specific function causes problems when compiled with a live
tree.
Signed-off-by: Sean Anderson
Tested-by Eugeniy Paltsev
---
This patch was previously part of
https://patchwork.ozlabs.org/project/uboot/list/?series=161576
(no changes since v1)
drivers/spi/designware_spi.c | 2 ++
This allows different log levels to be enabled or disabled depending on the
desired level of verbosity. In particular, it allows for general debug
information to be printed while excluding more verbose logging which may
interfere with timing.
Signed-off-by: Sean Anderson
---
Changes in v4:
- Con
The resting state of MOSI is high when nothing is driving it. If we drive
it low while recieving, it looks like we are transmitting 0x00 instead of
transmitting nothing. This can confuse slaves (like SD cards) which allow
new commands to be sent over MOSI while they are returning data over MISO.
Th
This series adds support for SPI on the Kendryte K210. This covers the MMC
slot and SPI flash on the Sipeed Maix Bit.
This series makes significant changes to the designware SPI driver. I would
really appreciate if the maintainers I CC'd could test this series and ensure
that SPI still works on al
On Fri, Oct 16, 2020 at 03:40:46PM +0200, Stefan Roese wrote:
> Hi Tom,
>
> please pull an update of Marvell Octeon TX/TX2 related patches. Here the
> summary log:
>
Applied to u-boot/master, thanks!
--
Tom
signature.asc
Description: PGP signature
Hi Felix,
> Il 16/10/2020 10:41 Felix Brack ha scritto:
>
>
> Hello Dario,
>
> On 15.10.20 20:56, Dario Binacchi wrote:
> > Hi Felix,
> >
> >> Il 15/10/2020 10:53 Felix Brack ha scritto:
> >>
> >>
> >> Hello Dario,
> >>
> >> On 14.10.20 23:22, Dario Binacchi wrote:
> >>>
> Il 14/10/2
From: Padmarao Begari
This doc describes the procedure to build, flash and
boot Linux using U-boot on Microchip MPFS Icicle Kit.
Signed-off-by: Padmarao Begari
---
doc/board/index.rst | 1 +
doc/board/microchip/index.rst | 9 +
doc/board/microchip/mpfs_icicle.rst | 60
From: Padmarao Begari
Add clock driver code for the Microchip PolarFire SoC. This driver
handles reset and clock control of the Microchip PolarFire SoC device.
Signed-off-by: Padmarao Begari
---
drivers/clk/Kconfig | 1 +
drivers/clk/Makefile | 1 +
From: Padmarao Begari
Read phy address from device tree and use it to find the phy device
if not found then search in the range of 0 to 31.
Signed-off-by: Padmarao Begari
---
drivers/net/macb.c | 15 +++
1 file changed, 15 insertions(+)
diff --git a/drivers/net/macb.c b/drivers/ne
From: Padmarao Begari
dma_addr_t holds any valid DMA address. If the DMA API only uses 32/64-bit
addresses, dma_addr_t need only be 32/64 bits wide.
Signed-off-by: Padmarao Begari
---
arch/riscv/Kconfig | 5 +
arch/riscv/include/asm/types.h | 4
2 files changed, 9 insertio
From: Padmarao Begari
Enable 64-bit DMA support in the macb driver when CONFIG_DMA_ADDR_T_64BIT
is enabled. 32-bit DMA is enabled by default.
Signed-off-by: Padmarao Begari
---
drivers/net/macb.c | 42 +++---
drivers/net/macb.h | 6 ++
2 files changed,
From: Padmarao Begari
Add device tree for Microchip PolarFire SoC Icicle Kit.
Signed-off-by: Padmarao Begari
---
arch/riscv/dts/Makefile | 1 +
arch/riscv/dts/microchip-icicle-kit-a000.dts | 419 +++
2 files changed, 420 insertions(+)
create mode 100644
From: Padmarao Begari
Add indexes for reset and clock control signals within the system register
module of the Microchip PolarFire SoC.
Signed-off-by: Padmarao Begari
---
.../dt-bindings/clock/microchip,pfsoc-clock.h | 45 +++
1 file changed, 45 insertions(+)
create mode 10064
From: Padmarao Begari
This patch adds Microchip MPFS Icicle Kit support. For now, only
NS16550 Serial, Microchip clock, Cadence eMMC and MACB drivers are
only enabled. The Microchip MPFS Icicle defconfig by default builds
U-Boot for S-Mode because U-Boot on Microchip PolarFire SoC will run
in S-M
From: Padmarao Begari
This patch set adds Microchip PolarFire SoC Icicle Kit support
to RISC-V U-Boot.
The patches are based upon latest U-Boot tree
(https://gitlab.denx.de/u-boot/u-boot.git) at commit id
9dc6aef8c963ae17e1263b89c692792fce0c7198
All drivers namely: NS16550 Serial, Microchip clo
mkimage is only able to package aarch32 binaries. Add support for
AArch64 images.
One can create a ARM64 image using the following command line:
mkimage -T mtk_image -a 0x201000 -e 0x201000 -n "media=emmc;arm64=1"
-d bl2.bin bl2.img
Signed-off-by: Fabien Parent
---
tools/mtk_image.c | 28 ++
On all newer Layerscape SoCs, only the export-controlled ciphers of the
crypto module are disabled on non-E parts. Thus it doesn't make sense to
completely remove the node. Linux will figure out what is there and what
is not.
Just remove it for older SoCs, where the module is indeed completely
dis
Enable support for V3s LCD display with following changes:
V3s has 2x VI and 1x UI channels (use UI channel).
V3s uses PLL3 (PLL_VIDEO) for both DE2 and TCON0 pixelclock.
V3s does not support doubleclock for PLL3.
V3s supports resolution upto 1024x1024.
V3s does not support HDMI.
Signed-off-by: M
Add support for "allwinner,simple-framebuffer" with "mixer0-lcd0" pipeline.
Signed-off-by: Martin Cerveny
---
arch/arm/dts/sun8i-v3s.dtsi | 16
1 file changed, 16 insertions(+)
diff --git a/arch/arm/dts/sun8i-v3s.dtsi b/arch/arm/dts/sun8i-v3s.dtsi
index e5312869c0..b93dd69bf3 1
Update all V3s devicetree dts and dtsi files from Linux-v5.9.
Signed-off-by: Martin Cerveny
---
arch/arm/dts/sun8i-v3s-licheepi-zero.dts | 26 ++-
arch/arm/dts/sun8i-v3s.dtsi | 200 ---
2 files changed, 196 insertions(+), 30 deletions(-)
diff --git a/arch/arm/d
Add PWM and dummy power regulator support.
Modify phase of data signal for LCD display.
Signed-off-by: Martin Cerveny
---
configs/LicheePi_Zero_defconfig | 4
1 file changed, 4 insertions(+)
diff --git a/configs/LicheePi_Zero_defconfig b/configs/LicheePi_Zero_defconfig
index 04d7b64504..ba
There are patches to enable "allwinner,simple-framebuffer"
with "mixer0-lcd0" pipeline for V3s.
First patch updates V3s dts(i) from Linux-v5.9.
Second patch enable simple-framebuffer in V3s dtsi
(planed merge in Linux-v5.11)
Third patch enable PWM0 (for backlight support).
Fourth patch is the mai
Enable PWM0 for V3S (for backlight LCD support).
Signed-off-by: Martin Cerveny
---
arch/arm/include/asm/arch-sunxi/gpio.h | 1 +
drivers/pwm/sunxi_pwm.c| 3 +++
2 files changed, 4 insertions(+)
diff --git a/arch/arm/include/asm/arch-sunxi/gpio.h
b/arch/arm/include/asm/arch-sunx
Hi Andy,
On 10/16/20 9:05 AM, Andy Pont wrote:
Hi Giulio,
Is there a preferred / recommended toolchain for building U-Boot for the
i.MX RT10xx platforms or should any recent ARM cross compiler work?
It should compile fine with any recent ARM cross-compiler.
Please let me know if it builds co
Hi Marek,
> From: Marek Vasut
> Sent: jeudi 15 octobre 2020 19:39
>
> On 10/15/20 6:52 PM, Patrick DELAUNAY wrote:
>
> Hi,
>
> [...]
>
> >> On 10/15/20 2:49 PM, Patrick Delaunay wrote:
> >>> On some board, the ID pin is not connected so the B session must be
> >>> overridden with "u-boot,forc
On 8/10/2020 5:54 PM, Michael Walle wrote:
> On all newer Layerscape SoCs, the crypto module is just partially
> disabled on non-E parts. Thus it doesn't make sense to completely remove
> the node. Linux will figure out what is there and what is not.
>
Could add a clarification here, saying "parti
Initialize USB device on pumpkin if it is enabled in the config.
Signed-off-by: Fabien Parent
---
board/mediatek/pumpkin/pumpkin.c | 17 +
1 file changed, 17 insertions(+)
diff --git a/board/mediatek/pumpkin/pumpkin.c b/board/mediatek/pumpkin/pumpkin.c
index 666e4d6a26fe..37daf1
Enable the USB port for MT8516 Pumpkin Board.
Signed-off-by: Fabien Parent
---
arch/arm/dts/mt8516-pumpkin.dts | 10 ++
1 file changed, 10 insertions(+)
diff --git a/arch/arm/dts/mt8516-pumpkin.dts b/arch/arm/dts/mt8516-pumpkin.dts
index cd43c1f5e32c..292b00f0ffb1 100644
--- a/arch/arm/
Enable fastboot commands for mt8516 pumpkin board.
Signed-off-by: Fabien Parent
---
configs/pumpkin_defconfig | 7 ++-
1 file changed, 6 insertions(+), 1 deletion(-)
diff --git a/configs/pumpkin_defconfig b/configs/pumpkin_defconfig
index 94831adfa354..3f2cc6d023c1 100644
--- a/configs/pump
Enable USB gadget on pumpkin. This requires to also enable
BOARD_LATE_INIT since the init is done in board_late_init function.
Signed-off-by: Fabien Parent
---
configs/pumpkin_defconfig | 8
1 file changed, 8 insertions(+)
diff --git a/configs/pumpkin_defconfig b/configs/pumpkin_defcon
This series adds USB/Fastboot support on MT8516 Pumpkin board.
Fabien Parent (5):
arm: dts: mt8516: add support for USB
arm: dts: mt8516-pumpkin: enable usb port
board: mediatek: pumpkin: initialize usb device
configs: pumpkin: enable USB gadget
configs: pumpkin: enable fastboot
arch/a
Add support for USB on mt8516 based SoC.
Signed-off-by: Fabien Parent
---
arch/arm/dts/mt8516.dtsi | 14 ++
1 file changed, 14 insertions(+)
diff --git a/arch/arm/dts/mt8516.dtsi b/arch/arm/dts/mt8516.dtsi
index 1c3358208614..c4577ceea386 100644
--- a/arch/arm/dts/mt8516.dtsi
+++ b/
On Fri, Oct 16, 2020 at 10:57:19AM -0400, Tom Rini wrote:
> On Fri, Oct 16, 2020 at 03:42:50PM +0100, Andre Przywara wrote:
>
> > This is a combination of upstream libfdt commits to fix warnings about
> > comparing signed and unsigned integers:
> > ==
> > scripts/dtc/libfdt/fdt.c: In funct
On Fri, Oct 16, 2020 at 03:42:50PM +0100, Andre Przywara wrote:
> This is a combination of upstream libfdt commits to fix warnings about
> comparing signed and unsigned integers:
> ==
> scripts/dtc/libfdt/fdt.c: In function ‘fdt_offset_ptr’:
> scripts/dtc/libfdt/fdt.c:137:18: warning: comp
Le 14/10/2020 à 10:06, Richard Genoud a écrit :
sqfs_closedir() should be called to free memory allocated by
sqfs_opendir()
Signed-off-by: Richard Genoud
---
fs/squashfs/sqfs.c | 1 +
1 file changed, 1 insertion(+)
diff --git a/fs/squashfs/sqfs.c b/fs/squashfs/sqfs.c
index 79d68dddb28..6cd3
This is a combination of upstream libfdt commits to fix warnings about
comparing signed and unsigned integers:
==
scripts/dtc/libfdt/fdt.c: In function ‘fdt_offset_ptr’:
scripts/dtc/libfdt/fdt.c:137:18: warning: comparison between signed and
unsigned integer expressions [-Wsign-compare]
On Mon, Sep 28, 2020 at 12:26 PM Simon Glass wrote:
>
> This is useful when using Linux's earlycon since the MMIO address must be
> provided on some platforms, e.g.:
>
>earlycon=uart8250,mmio32,0xddffc000,115200n8
>
> However this is only for debugging, so don't show it by default.
>
> Signed-
On Mon, Sep 28, 2020 at 12:26 PM Simon Glass wrote:
>
> At present the top of available DRAM is the same as the top of the range
> of the low-memory MTRR.
>
> In fact, U-Boot is allowed to use memory up until the start of the FSP
> reserved memory. Use that value for low_end, since it makes more m
On Mon, Sep 28, 2020 at 12:26 PM Simon Glass wrote:
>
> This does not necessarily indicate a problem, since some pins are
> optional. Let the caller show an error if necessary.
>
> Signed-off-by: Simon Glass
> ---
>
> drivers/pinctrl/intel/pinctrl.c | 2 +-
> 1 file changed, 1 insertion(+), 1 de
On Mon, Sep 28, 2020 at 12:26 PM Simon Glass wrote:
>
> This table is not needed if a v2 TPM is in use. Add a condition to avoid
> adding it when not needed.
>
> Signed-off-by: Simon Glass
> ---
>
> arch/x86/lib/acpi_table.c | 19 +++
> 1 file changed, 11 insertions(+), 8 deletio
On Mon, Sep 28, 2020 at 12:26 PM Simon Glass wrote:
>
> Add a script to boot Chrome OS from the internal MMC. This involved adding
> a few commands and options.
>
> Signed-off-by: Simon Glass
> ---
>
> configs/chromebook_coral_defconfig | 10 +++---
> include/configs/chromebook_coral.h | 9
On Mon, Sep 28, 2020 at 12:26 PM Simon Glass wrote:
>
> Quite a few log_info() calls are included in the x86 code which should use
> log_debug() instead. Convert them to reduce unwanted output.
>
> Signed-off-by: Simon Glass
> ---
>
> arch/x86/cpu/apollolake/fsp_s.c| 8
> ar
On Mon, Sep 28, 2020 at 12:26 PM Simon Glass wrote:
>
> Use log_debug() instead of debug() in this file, to enable the extra
> features.
>
> Signed-off-by: Simon Glass
> ---
>
> arch/x86/lib/fsp2/fsp_dram.c | 8 ++--
> 1 file changed, 6 insertions(+), 2 deletions(-)
>
Reviewed-by: Bin Meng
Hi Simon,
On Mon, Sep 28, 2020 at 12:26 PM Simon Glass wrote:
>
> It is not possible to boot Chrome OS properly without passing some basic
> information from U-Boot. This applies even if verified boot is not being
> used. Add a structure definition for this.
>
> Signed-off-by: Simon Glass
> ---
Hi Simon,
On Mon, Sep 28, 2020 at 12:26 PM Simon Glass wrote:
>
> At present CONFIG_CHROMEOS is used to determine whether verified boot is
> in use. The code to implement that is not in U-Boot mainline.
>
> However, it is useful to be able to boot a Chromebook in developer mode
> in U-Boot mainli
On Mon, Sep 28, 2020 at 12:26 PM Simon Glass wrote:
>
> At present if SSDT and DSDT code is created, only the latter is retained
> for examination by the 'acpi items' command. Fix this by only resetting
> the list when explicitly requested.
>
> Signed-off-by: Simon Glass
> ---
>
> arch/x86/lib/a
On Mon, Sep 28, 2020 at 12:26 PM Simon Glass wrote:
>
> Set up a few fields necessarily to make Chrome OS boot without showing a
> firmware error.
>
> Signed-off-by: Simon Glass
> ---
>
> arch/x86/cpu/apollolake/acpi.c | 25 -
> 1 file changed, 20 insertions(+), 5 deletio
On Mon, Sep 28, 2020 at 12:26 PM Simon Glass wrote:
>
> The current implementation for DSDT tables is not correct for the case
> where there is generated code, as the length ends up being incorrect.
> Also, we want the generated code to go first in the table.
>
> Rewrite this piece to correct thes
Hi Sean,
On Mon, Oct 5, 2020 at 4:42 AM Sean Anderson wrote:
>
> Necessary for dev_xxx.
>
> Signed-off-by: Sean Anderson
> ---
>
> drivers/tee/optee/core.c | 1 +
> 1 file changed, 1 insertion(+)
>
> diff --git a/drivers/tee/optee/core.c b/drivers/tee/optee/core.c
> index 5260dab3ac..66ade37cd4
On Sun, Oct 04, 2020 at 09:39:57PM -0400, Sean Anderson wrote:
> Now that linux/compat.h does not define these macros, we do not need to
> undefine them.
>
> Signed-off-by: Sean Anderson
> Reviewed-by: Simon Glass
Applied to u-boot/master, thanks!
--
Tom
signature.asc
Description: PGP sign
On Sun, Oct 04, 2020 at 09:39:56PM -0400, Sean Anderson wrote:
> All users of these functions now include dm/device_compat.h directly.
>
> Signed-off-by: Sean Anderson
> Reviewed-by: Simon Glass
Applied to u-boot/master, thanks!
--
Tom
signature.asc
Description: PGP signature
On Fri, Oct 16, 2020 at 08:42:46AM -0400, Tom Rini wrote:
> Necessary for dev_xxx.
>
> Signed-off-by: Tom Rini
Applied to u-boot/master, thanks!
--
Tom
signature.asc
Description: PGP signature
On Fri, Oct 16, 2020 at 08:42:45AM -0400, Tom Rini wrote:
> Necessary for dev_xxx.
>
> Signed-off-by: Tom Rini
Applied to u-boot/master, thanks!
--
Tom
signature.asc
Description: PGP signature
On Sun, Oct 04, 2020 at 09:39:52PM -0400, Sean Anderson wrote:
> Necessary for dev_xxx.
>
> Signed-off-by: Sean Anderson
> Reviewed-by: Simon Glass
Applied to u-boot/master, thanks!
--
Tom
signature.asc
Description: PGP signature
On Fri, Oct 16, 2020 at 08:42:44AM -0400, Tom Rini wrote:
> Necessary for dev_xxx.
>
> Signed-off-by: Tom Rini
Applied to u-boot/master, thanks!
--
Tom
signature.asc
Description: PGP signature
On Sun, Oct 04, 2020 at 09:39:54PM -0400, Sean Anderson wrote:
> This was included, but was ifdef'd out. We also need dm.h for struct
> udevice.
>
> Signed-off-by: Sean Anderson
Applied to u-boot/master, thanks!
--
Tom
signature.asc
Description: PGP signature
On Sun, Oct 04, 2020 at 09:39:51PM -0400, Sean Anderson wrote:
> Necessary for dev_xxx.
>
> Signed-off-by: Sean Anderson
> Reviewed-by: Simon Glass
Applied to u-boot/master, thanks!
--
Tom
signature.asc
Description: PGP signature
On Sun, Oct 04, 2020 at 09:39:53PM -0400, Sean Anderson wrote:
> This header is necessary for the dev_xxx macros.
>
> Signed-off-by: Sean Anderson
Applied to u-boot/master, thanks!
--
Tom
signature.asc
Description: PGP signature
On Sun, Oct 04, 2020 at 09:39:55PM -0400, Sean Anderson wrote:
> This driver doesn't use DM (in the correct places), so we use a device and
> not a udevice. We also need to include device_compat.h
>
> Signed-off-by: Sean Anderson
Applied to u-boot/master, thanks!
--
Tom
signature.asc
Descri
On Sun, Oct 04, 2020 at 09:39:49PM -0400, Sean Anderson wrote:
> Necessary for dev_xxx.
>
> Signed-off-by: Sean Anderson
Applied to u-boot/master, thanks!
--
Tom
signature.asc
Description: PGP signature
On Sun, Oct 04, 2020 at 09:39:48PM -0400, Sean Anderson wrote:
> Necessary for dev_xxx.
>
> Signed-off-by: Sean Anderson
Applied to u-boot/master, thanks!
--
Tom
signature.asc
Description: PGP signature
On Sun, Oct 04, 2020 at 09:39:47PM -0400, Sean Anderson wrote:
> Necessary for dev_xxx.
>
> Signed-off-by: Sean Anderson
Applied to u-boot/master, thanks!
--
Tom
signature.asc
Description: PGP signature
On Sun, Oct 04, 2020 at 09:39:50PM -0400, Sean Anderson wrote:
> Necessary for dev_xxx.
>
> Signed-off-by: Sean Anderson
Applied to u-boot/master, thanks!
--
Tom
signature.asc
Description: PGP signature
On Sun, Oct 04, 2020 at 09:39:44PM -0400, Sean Anderson wrote:
> This header is necessary for the dev_xxx macros.
>
> Signed-off-by: Sean Anderson
> Reviewed-by: Simon Glass
Applied to u-boot/master, thanks!
--
Tom
signature.asc
Description: PGP signature
On Sun, Oct 04, 2020 at 09:39:43PM -0400, Sean Anderson wrote:
> We call log_debug, but do not have a category set.
>
> Signed-off-by: Sean Anderson
> Reviewed-by: Simon Glass
Applied to u-boot/master, thanks!
--
Tom
signature.asc
Description: PGP signature
On Sun, Oct 04, 2020 at 09:39:42PM -0400, Sean Anderson wrote:
> Necessary for dev_xxx.
>
> Signed-off-by: Sean Anderson
Applied to u-boot/master, thanks!
--
Tom
signature.asc
Description: PGP signature
On Sun, Oct 04, 2020 at 09:39:45PM -0400, Sean Anderson wrote:
> This includes device_compat.h, and fixes several calls to dev_xxx.
>
> Signed-off-by: Sean Anderson
Applied to u-boot/master, thanks!
--
Tom
signature.asc
Description: PGP signature
On Sun, Oct 04, 2020 at 09:39:46PM -0400, Sean Anderson wrote:
> Necessary for dev_xxx.
>
> Signed-off-by: Sean Anderson
Applied to u-boot/master, thanks!
--
Tom
signature.asc
Description: PGP signature
On 16/10/2020 10:33, Icenowy Zheng wrote:
Hi,
> Previously, because we have no source code about the DRAM initialization
> of V3s and missing some configurations (delays and MBUS QoS info), our
> V3s DRAM initialization sequence is hacked from the H3 one.
>
> As the SDK shipped with PineCube con
Hi Tom,
please pull an update of Marvell Octeon TX/TX2 related patches. Here the
summary log:
- Fix Octeon SPI driver for Octeon TX2
- Fix and enhance Octeon watchdog driver
- Misc minor enhancements to Octeon TX/TX2
--
On 05.08.20 15:07, Stefan Roese wrote:
Octeon TX2 sets the TB100_EN bit in the config register. We need to use
a fixed 100MHz clock for this as well to work properly.
Signed-off-by: Stefan Roese
Cc: Aaron Williams
Cc: Suneel Garapati
Cc: Chandrakala Chavva
Cc: Jagan Teki
Applied to u-boot
On 23.09.20 11:01, Stefan Roese wrote:
From: Suneel Garapati
This patch enhances the Octeon TX/TX2 watchdog driver to fully enable
the WDT. With this changes, the "wdt" command is now also supported
on these platforms.
Signed-off-by: Suneel Garapati
Signed-off-by: Stefan Roese
Cc: Aaron Will
On 23.09.20 11:01, Stefan Roese wrote:
Remove a left-over debug test message from the Octeon TX / TX2
MMC driver.
Signed-off-by: Stefan Roese
Cc: Aaron Williams
Cc: Suneel Garapati
Cc: Chandrakala Chavva
Applied to u-boot-marvell/master
Thanks,
Stefan
---
drivers/mmc/octeontx_hsmmc.c
On 23.09.20 11:01, Stefan Roese wrote:
Enable WDT command for Octeon TX/TX2 boards.
Signed-off-by: Stefan Roese
Cc: Aaron Williams
Cc: Suneel Garapati
Cc: Chandrakala Chavva
Applied to u-boot-marvell/master
Thanks,
Stefan
---
configs/octeontx2_95xx_defconfig | 1 +
configs/octeontx2_
On 23.09.20 11:01, Stefan Roese wrote:
Clock support is needed for all Octeon TX/TX2 boards. This patch selects
CONFIG_CLK so that it is available.
Signed-off-by: Stefan Roese
Cc: Aaron Williams
Cc: Suneel Garapati
Cc: Chandrakala Chavva
Applied to u-boot-marvell/master
Thanks,
Stefan
-
On Mon, Sep 28, 2020 at 12:26 PM Simon Glass wrote:
>
> If there is no reset line, this still emits ACPI code for the reset GPIO.
> Fix it by updating the check.
>
> Signed-off-by: Simon Glass
> ---
>
> lib/acpi/acpi_device.c | 2 +-
> 1 file changed, 1 insertion(+), 1 deletion(-)
>
Reviewed-by
On Mon, Sep 28, 2020 at 12:26 PM Simon Glass wrote:
>
> It is useful for this command to show the address of the interrupt table.
> Add support for this.
>
> Signed-off-by: Simon Glass
> ---
>
> arch/x86/cpu/i386/interrupt.c| 14 +++---
> arch/x86/include/asm/interrupt.h | 17 +++
On Mon, Sep 28, 2020 at 12:26 PM Simon Glass wrote:
>
> If there is nothing in the SSDT we should not include it in the tables.
> Update the implementation to check this.
>
> Signed-off-by: Simon Glass
> ---
>
> arch/x86/lib/acpi_table.c | 22 +++---
> 1 file changed, 15 insertio
On Mon, Sep 28, 2020 at 12:26 PM Simon Glass wrote:
>
> A few functions have changed to return pin numbers or I2C addresses. The
> error checking for some of the callers is therefore wrong. Fix them.
>
> Signed-off-by: Simon Glass
> ---
>
> drivers/sound/da7219.c| 4 ++--
> drivers/sound/max
On Mon, Sep 28, 2020 at 12:26 PM Simon Glass wrote:
>
> Use if() to remove the extra build path in this code.
>
> Signed-off-by: Simon Glass
> ---
>
> arch/x86/lib/tables.c | 38 +++---
> 1 file changed, 19 insertions(+), 19 deletions(-)
>
Reviewed-by: Bin Meng
On Mon, Sep 28, 2020 at 12:26 PM Simon Glass wrote:
>
> At present these tables do not have the correct header, and there is an
> occasional incorrect value due to uninited data. Fix these bugs.
>
> Signed-off-by: Simon Glass
> ---
>
> arch/x86/lib/acpi_nhlt.c | 4 +++-
> 1 file changed, 3 inser
On Mon, Sep 28, 2020 at 12:26 PM Simon Glass wrote:
>
> At present all tables are placed starting at address f in memory, and
> can be up to 64KB in size. If the tables are very large, this may not
> provide enough space.
>
> Also if the tables point to other tables (such as console log or a r
On Mon, Sep 28, 2020 at 12:26 PM Simon Glass wrote:
>
> At present these functions are incorrect. Fix them and add some logging
> and checking to avoid future problems.
>
> Signed-off-by: Simon Glass
> ---
>
> arch/x86/lib/acpi_nhlt.c | 13 ++---
> 1 file changed, 10 insertions(+), 3 del
Hi Simon,
On Mon, Sep 28, 2020 at 12:26 PM Simon Glass wrote:
>
> At present this is defined in the header file, along with a few related
> defines. The code that used to need this has been removed. Move it into
> the C file instead.
>
> Signed-off-by: Simon Glass
> ---
>
> arch/x86/include/asm
Hi Simon,
On Mon, Sep 28, 2020 at 12:26 PM Simon Glass wrote:
>
> This somehow ended up as an empty file. Fix it.
>
> Signed-off-by: Simon Glass
> ---
>
> .../max98357-render-2ch-48khz-24b.dat | Bin 0 -> 116 bytes
> 1 file changed, 0 insertions(+), 0 deletions(-)
>
> diff --git a/b
> From: Stefan Roese
> Date: Fri, 16 Oct 2020 15:08:46 +0200
>
> Octeon has a specific boot header, when booted via SPI NOR, NAND or MMC.
> Here the only 2 instructions are allowed in the first few bytes of the
> image. And these instructions need to be one branch and a nop. This
> patch adds the
Using ram_get_info() is complicated and does not work after relocation.
Now that gd->ram_size holds the full RAM size, let's use it instead and
remove the ram_get_size logic completely.
Signed-off-by: Stefan Roese
Cc: Aaron Williams
Cc: Chandrakala Chavva
Cc: Daniel Schwierzeck
---
arch/mips/
Add a tool to update or insert an Octeon specific header into the U-Boot
image. This is needed e.g. for booting via SPI NOR, eMMC and NAND.
While working on this, move enum cvmx_board_types_enum and
cvmx_board_type_to_string() to cvmx-bootloader.h and remove the
unreferenced (unsupported) board de
With this patch, gd->ram_size now holds to full RAM size detected by the
DDR init code. It introduces the get_effective_memsize() function to
report the maximum usable RAM size in U-Boot to the system instead.
Signed-off-by: Stefan Roese
Cc: Aaron Williams
Cc: Chandrakala Chavva
Cc: Daniel Schw
Don't use "platdata_auto_alloc_size" but "priv_auto_alloc_size" instead
to auto allocate the private data struct, which is referenced via
dev_get_priv() in this driver. This fixes an ugly bug detected while
trying to boot via SPI NOR.
Signed-off-by: Stefan Roese
Cc: Aaron Williams
Cc: Chandrakal
1 - 100 of 208 matches
Mail list logo