On Fri, 2020-04-24 at 18:50 +0200, Sylwester Nawrocki wrote:
> There might be hardware configurations where 64-bit data accesses
> to XHCI registers are not supported properly. This patch removes
> the readq/writeq so always two 32-bit accesses are used to read/write
> 64-bit XHCI registers, simil
On Sat, Apr 25, 2020 at 12:51 AM Sylwester Nawrocki
wrote:
>
> There might be hardware configurations where 64-bit data accesses
> to XHCI registers are not supported properly. This patch removes
> the readq/writeq so always two 32-bit accesses are used to read/write
> 64-bit XHCI registers, simi
There might be hardware configurations where 64-bit data accesses
to XHCI registers are not supported properly. This patch removes
the readq/writeq so always two 32-bit accesses are used to read/write
64-bit XHCI registers, similarly as it is done in Linux kernel.
This patch fixes operation of th
3 matches
Mail list logo