Dear Wolfgang Denk,
On 19 December 2011 13:27, Wolfgang Denk w...@denx.de wrote:
Dear Chander Kashyap,
In message 1324275424-29468-3-git-send-email-chander.kash...@linaro.org
you wrote:
Earliar ARM clock frequency was calculated by:
MOUTAPLL/(DIVAPLL + 1) which is actually returning
On 19 December 2011 16:57, Wolfgang Denk w...@denx.de wrote:
Dear Chander Kashyap,
In message 1324275424-29468-3-git-send-email-chander.kash...@linaro.org you
wrote:
Earliar ARM clock frequency was calculated by:
MOUTAPLL/(DIVAPLL + 1) which is actually returning SCLKAPLL.
It is fixed by
Dear Wolfgang Denk,
On 19 December 2011 13:50, Chander Kashyap chander.kash...@linaro.orgwrote:
Dear Wolfgang Denk,
On 19 December 2011 13:27, Wolfgang Denk w...@denx.de wrote:
Dear Chander Kashyap,
In message 1324275424-29468-3-git-send-email-chander.kash...@linaro.org
you wrote:
Dear Chander Kashyap,
In message canuqghhq_+az6z100agouaumeuyxwh-hl6anpgrtowbadeq...@mail.gmail.com
you wrote:
In message 1324275424-29468-3-git-send-email-chander.kash...@linaro.org
you wrote:
Earliar ARM clock frequency was calculated by:
MOUTAPLL/(DIVAPLL + 1) which is actually
Dear Wolfgang Denk,
On 19 December 2011 14:29, Wolfgang Denk w...@denx.de wrote:
Dear Chander Kashyap,
In message
canuqghhq_+az6z100agouaumeuyxwh-hl6anpgrtowbadeq...@mail.gmail.com you
wrote:
In message
1324275424-29468-3-git-send-email-chander.kash...@linaro.org
you wrote:
Earliar ARM clock frequency was calculated by:
MOUTAPLL/(DIVAPLL + 1) which is actually returning SCLKAPLL.
It is fixed by calcuating it as follows:
ARMCLK=MOUTCORE/(DIVCORE + 1)/DIVCORE2 + 1)
Signed-off-by: Chander Kashyap chander.kash...@linaro.org
---
arch/arm/cpu/armv7/exynos/clock.c |9
Dear Chander Kashyap,
In message 1324275424-29468-3-git-send-email-chander.kash...@linaro.org you
wrote:
Earliar ARM clock frequency was calculated by:
MOUTAPLL/(DIVAPLL + 1) which is actually returning SCLKAPLL.
It is fixed by calcuating it as follows:
Um Comment and code disagree:
7 matches
Mail list logo