On Thursday, July 23, 2015 at 08:29:42 PM, Dinh Nguyen wrote:
[...]
> >> BTW, I tested out our your branch, but I think I'm missing a step as
> >> where to put the SPL DTB?
> >>
> >>
> >> U-Boot SPL 2015.07-rc3-00100-ga2e2da6 (Jul 21 2015 - 17:15:54)
> >> drivers/ddr/altera/sequencer.c: Prepari
On Tue, Jul 21, 2015 at 10:24 PM, Marek Vasut wrote:
> On Wednesday, July 22, 2015 at 12:46:15 AM, Dinh Nguyen wrote:
>> On 07/20/2015 02:40 PM, Marek Vasut wrote:
>> > On Monday, July 20, 2015 at 09:31:39 PM, Dinh Nguyen wrote:
>> > [...]
>> >
>> > Hi,
>> >
>> > yeah, I have some insa
On 7/22/15 8:01 AM, Marek Vasut wrote:
> On Wednesday, July 22, 2015 at 02:57:49 PM, Dinh Nguyen wrote:
>> On 7/22/15 4:00 AM, Marek Vasut wrote:
>>> On Wednesday, July 22, 2015 at 10:27:10 AM, Dinh Nguyen wrote:
On 7/20/15 2:40 PM, Marek Vasut wrote:
> On Monday, July 20, 2015 at 09:31:
On Wednesday, July 22, 2015 at 02:57:49 PM, Dinh Nguyen wrote:
> On 7/22/15 4:00 AM, Marek Vasut wrote:
> > On Wednesday, July 22, 2015 at 10:27:10 AM, Dinh Nguyen wrote:
> >> On 7/20/15 2:40 PM, Marek Vasut wrote:
> >>> On Monday, July 20, 2015 at 09:31:39 PM, Dinh Nguyen wrote:
> >>> [...]
> >>>
On 7/22/15 4:00 AM, Marek Vasut wrote:
> On Wednesday, July 22, 2015 at 10:27:10 AM, Dinh Nguyen wrote:
>> On 7/20/15 2:40 PM, Marek Vasut wrote:
>>> On Monday, July 20, 2015 at 09:31:39 PM, Dinh Nguyen wrote:
>>> [...]
>>>
>>> Hi,
>>>
>>> yeah, I have some insane amount of cleanup pa
On Wednesday, July 22, 2015 at 10:27:10 AM, Dinh Nguyen wrote:
> On 7/20/15 2:40 PM, Marek Vasut wrote:
> > On Monday, July 20, 2015 at 09:31:39 PM, Dinh Nguyen wrote:
> > [...]
> >
> > Hi,
> >
> > yeah, I have some insane amount of cleanup patches and fixes already.
> > I will po
On 7/20/15 2:40 PM, Marek Vasut wrote:
> On Monday, July 20, 2015 at 09:31:39 PM, Dinh Nguyen wrote:
> [...]
> Hi,
>
> yeah, I have some insane amount of cleanup patches and fixes already. I
> will post them once I'm done. What I am sorely missing is the UniPHY
> register inte
On Wednesday, July 22, 2015 at 12:46:15 AM, Dinh Nguyen wrote:
> On 07/20/2015 02:40 PM, Marek Vasut wrote:
> > On Monday, July 20, 2015 at 09:31:39 PM, Dinh Nguyen wrote:
> > [...]
> >
> > Hi,
> >
> > yeah, I have some insane amount of cleanup patches and fixes already.
> > I wil
On 07/20/2015 02:40 PM, Marek Vasut wrote:
> On Monday, July 20, 2015 at 09:31:39 PM, Dinh Nguyen wrote:
> [...]
> Hi,
>
> yeah, I have some insane amount of cleanup patches and fixes already. I
> will post them once I'm done. What I am sorely missing is the UniPHY
> register in
On 7/20/15 1:36 PM, Marek Vasut wrote:
> On Monday, July 20, 2015 at 03:40:00 PM, Dinh Nguyen wrote:
>> On 7/17/15 3:22 PM, Marek Vasut wrote:
>>> On Friday, July 17, 2015 at 09:58:20 PM, Dinh Nguyen wrote:
On 07/12/2015 02:50 PM, Marek Vasut wrote:
> On Friday, June 26, 2015 at 10:01:47
On Monday, July 20, 2015 at 09:31:39 PM, Dinh Nguyen wrote:
[...]
> >>> Hi,
> >>>
> >>> yeah, I have some insane amount of cleanup patches and fixes already. I
> >>> will post them once I'm done. What I am sorely missing is the UniPHY
> >>> register interface documentation, it looks like that is n
On Monday, July 20, 2015 at 03:40:00 PM, Dinh Nguyen wrote:
> On 7/17/15 3:22 PM, Marek Vasut wrote:
> > On Friday, July 17, 2015 at 09:58:20 PM, Dinh Nguyen wrote:
> >> On 07/12/2015 02:50 PM, Marek Vasut wrote:
> >>> On Friday, June 26, 2015 at 10:01:47 PM, Marek Vasut wrote:
> On Friday, Ju
On 7/17/15 3:22 PM, Marek Vasut wrote:
> On Friday, July 17, 2015 at 09:58:20 PM, Dinh Nguyen wrote:
>> On 07/12/2015 02:50 PM, Marek Vasut wrote:
>>> On Friday, June 26, 2015 at 10:01:47 PM, Marek Vasut wrote:
On Friday, June 26, 2015 at 06:43:13 PM, Marek Vasut wrote:
> On Wednesday, J
On Friday, July 17, 2015 at 10:22:11 PM, Marek Vasut wrote:
> On Friday, July 17, 2015 at 09:58:20 PM, Dinh Nguyen wrote:
> > On 07/12/2015 02:50 PM, Marek Vasut wrote:
> > > On Friday, June 26, 2015 at 10:01:47 PM, Marek Vasut wrote:
> > >> On Friday, June 26, 2015 at 06:43:13 PM, Marek Vasut wrot
On 07/12/2015 02:50 PM, Marek Vasut wrote:
> On Friday, June 26, 2015 at 10:01:47 PM, Marek Vasut wrote:
>> On Friday, June 26, 2015 at 06:43:13 PM, Marek Vasut wrote:
>>> On Wednesday, June 03, 2015 at 05:52:47 AM,
>>> dingu...@opensource.altera.com
>>>
>>> wrote:
From: Dinh Nguyen
On Friday, July 17, 2015 at 09:58:20 PM, Dinh Nguyen wrote:
> On 07/12/2015 02:50 PM, Marek Vasut wrote:
> > On Friday, June 26, 2015 at 10:01:47 PM, Marek Vasut wrote:
> >> On Friday, June 26, 2015 at 06:43:13 PM, Marek Vasut wrote:
> >>> On Wednesday, June 03, 2015 at 05:52:47 AM,
> >>> dingu...@
On Friday, June 26, 2015 at 10:01:47 PM, Marek Vasut wrote:
> On Friday, June 26, 2015 at 06:43:13 PM, Marek Vasut wrote:
> > On Wednesday, June 03, 2015 at 05:52:47 AM,
> > dingu...@opensource.altera.com
> >
> > wrote:
> > > From: Dinh Nguyen
> > >
> > > Hi,
> > >
> > > This is v4 of the patch
On Friday, June 26, 2015 at 06:43:13 PM, Marek Vasut wrote:
> On Wednesday, June 03, 2015 at 05:52:47 AM, dingu...@opensource.altera.com
>
> wrote:
> > From: Dinh Nguyen
> >
> > Hi,
> >
> > This is v4 of the patch series that adds the DDR controller driver for
> > Altera's SoCFPGA platform.
> >
On Wednesday, June 03, 2015 at 05:52:47 AM, dingu...@opensource.altera.com
wrote:
> From: Dinh Nguyen
>
> Hi,
>
> This is v4 of the patch series that adds the DDR controller driver for
> Altera's SoCFPGA platform.
>
> v4:
> - Further cleanup by removing comments that do not apply for Cyclone5.
From: Dinh Nguyen
Hi,
This is v4 of the patch series that adds the DDR controller driver for
Altera's SoCFPGA platform.
v4:
- Further cleanup by removing comments that do not apply for Cyclone5.
- Removed more unused functions
Thanks,
Dinh Nguyen (3):
driver/ddr/altera: Add DDR driver for A
20 matches
Mail list logo
