Module Name:    src
Committed By:   reinoud
Date:           Thu Aug 28 11:38:15 UTC 2014

Modified Files:
        src/sys/arch/arm/samsung: exynos4_loc.c

Log Message:
Move the mct's interrupt from a shared SPI interrupt to a private PPI
interrupt so all possible cpus get them.


To generate a diff of this commit:
cvs rdiff -u -r1.9 -r1.10 src/sys/arch/arm/samsung/exynos4_loc.c

Please note that diffs are not public domain; they are subject to the
copyright notices on the relevant files.

Modified files:

Index: src/sys/arch/arm/samsung/exynos4_loc.c
diff -u src/sys/arch/arm/samsung/exynos4_loc.c:1.9 src/sys/arch/arm/samsung/exynos4_loc.c:1.10
--- src/sys/arch/arm/samsung/exynos4_loc.c:1.9	Wed Jun 11 14:54:32 2014
+++ src/sys/arch/arm/samsung/exynos4_loc.c	Thu Aug 28 11:38:14 2014
@@ -139,6 +139,10 @@
 #define IRQ_EINT_1			IRQ_SPI(17)
 #define IRQ_EINT_0			IRQ_SPI(16)
 
+/* rest of PPI's marked reserved */
+#define IRQ_MCT_L			IRQ_PPI(12)
+#define IRQ_MCT_G			IRQ_PPI(10)
+
 #define IRQ_CPU_NIRQOUT_3		EXYNOS_COMBINERIRQ(19, 6)
 #define IRQ_PARITYFAILSCU_3		EXYNOS_COMBINERIRQ(19, 5)
 #define IRQ_PARITYFAIL3			EXYNOS_COMBINERIRQ(19, 4)
@@ -266,7 +270,7 @@
 static const struct exyo_locators exynos4_locators[] = {
 	{ "exyogpio", 0, 0, NOPORT, NOINTR, 0 },
 	{ "exyoiic", 0, 0, NOPORT, NOINTR, 0 },
-	{ "mct", OFFANDSIZE(,MCT), NOPORT, IRQ_G0_IRQ, 0 },
+	{ "mct", OFFANDSIZE(,MCT), NOPORT, IRQ_MCT_G, 0 },
 	{ "exyowdt", OFFANDSIZE(,WDT), NOPORT, IRQ_WDT, 0 },
 	{ "sscom", OFFANDSIZE(,UART0), 0, IRQ_UART0, 0 },
 	{ "sscom", OFFANDSIZE(,UART1), 1, IRQ_UART1, 0 },

Reply via email to