On Nov 1, 2012, at 7:37 AM, Ian Lepore wrote:
> 
> Back from some quick googling... yep, arm cortex-a8 processors have a
> 64-byte cache line size.  Maybe we don't support those yet, which is why
> the value appears to be constant in arm param.h right now.

Beaglebone runs a Cortex-A8.  There's a lot of folks playing with those.

Tim

_______________________________________________
svn-src-head@freebsd.org mailing list
http://lists.freebsd.org/mailman/listinfo/svn-src-head
To unsubscribe, send any mail to "svn-src-head-unsubscr...@freebsd.org"

Reply via email to