Add master clock nodes generated by crystal oscillators.

  PH1-sLD3, PH1-LD4: 24.576 MHz
  PH1-Pro4, ProXstream2: 25.000 MHz
  PH1-Pro5: 20.000 MHz

Signed-off-by: Masahiro Yamada <yamada.masah...@socionext.com>
---

 arch/arm/dts/uniphier-common32.dtsi    | 7 +++++++
 arch/arm/dts/uniphier-ph1-ld4.dtsi     | 4 ++++
 arch/arm/dts/uniphier-ph1-pro4.dtsi    | 4 ++++
 arch/arm/dts/uniphier-ph1-pro5.dtsi    | 4 ++++
 arch/arm/dts/uniphier-ph1-sld3.dtsi    | 6 ++++++
 arch/arm/dts/uniphier-ph1-sld8.dtsi    | 4 ++++
 arch/arm/dts/uniphier-proxstream2.dtsi | 4 ++++
 7 files changed, 33 insertions(+)

diff --git a/arch/arm/dts/uniphier-common32.dtsi 
b/arch/arm/dts/uniphier-common32.dtsi
index 5d4b2cf..de04de1 100644
--- a/arch/arm/dts/uniphier-common32.dtsi
+++ b/arch/arm/dts/uniphier-common32.dtsi
@@ -9,6 +9,13 @@
 /include/ "skeleton.dtsi"
 
 / {
+       clocks {
+               refclk: ref {
+                       #clock-cells = <0>;
+                       compatible = "fixed-clock";
+               };
+       };
+
        soc: soc {
                compatible = "simple-bus";
                #address-cells = <1>;
diff --git a/arch/arm/dts/uniphier-ph1-ld4.dtsi 
b/arch/arm/dts/uniphier-ph1-ld4.dtsi
index 856c207..6f15978 100644
--- a/arch/arm/dts/uniphier-ph1-ld4.dtsi
+++ b/arch/arm/dts/uniphier-ph1-ld4.dtsi
@@ -136,6 +136,10 @@
        };
 };
 
+&refclk {
+       clock-frequency = <24576000>;
+};
+
 &serial0 {
        clock-frequency = <36864000>;
 };
diff --git a/arch/arm/dts/uniphier-ph1-pro4.dtsi 
b/arch/arm/dts/uniphier-ph1-pro4.dtsi
index 244ccf6..a236dbc 100644
--- a/arch/arm/dts/uniphier-ph1-pro4.dtsi
+++ b/arch/arm/dts/uniphier-ph1-pro4.dtsi
@@ -177,6 +177,10 @@
        };
 };
 
+&refclk {
+       clock-frequency = <25000000>;
+};
+
 &serial0 {
        clock-frequency = <73728000>;
 };
diff --git a/arch/arm/dts/uniphier-ph1-pro5.dtsi 
b/arch/arm/dts/uniphier-ph1-pro5.dtsi
index 0049106..120767c 100644
--- a/arch/arm/dts/uniphier-ph1-pro5.dtsi
+++ b/arch/arm/dts/uniphier-ph1-pro5.dtsi
@@ -171,6 +171,10 @@
        };
 };
 
+&refclk {
+       clock-frequency = <20000000>;
+};
+
 &serial0 {
        clock-frequency = <73728000>;
 };
diff --git a/arch/arm/dts/uniphier-ph1-sld3.dtsi 
b/arch/arm/dts/uniphier-ph1-sld3.dtsi
index f481521..9ff9584 100644
--- a/arch/arm/dts/uniphier-ph1-sld3.dtsi
+++ b/arch/arm/dts/uniphier-ph1-sld3.dtsi
@@ -30,6 +30,12 @@
        };
 
        clocks {
+               refclk: ref {
+                       #clock-cells = <0>;
+                       compatible = "fixed-clock";
+                       clock-frequency = <24576000>;
+               };
+
                arm_timer_clk: arm_timer_clk {
                        #clock-cells = <0>;
                        compatible = "fixed-clock";
diff --git a/arch/arm/dts/uniphier-ph1-sld8.dtsi 
b/arch/arm/dts/uniphier-ph1-sld8.dtsi
index cb28bc4..e765a4b 100644
--- a/arch/arm/dts/uniphier-ph1-sld8.dtsi
+++ b/arch/arm/dts/uniphier-ph1-sld8.dtsi
@@ -136,6 +136,10 @@
        };
 };
 
+&refclk {
+       clock-frequency = <25000000>;
+};
+
 &serial0 {
        clock-frequency = <80000000>;
 };
diff --git a/arch/arm/dts/uniphier-proxstream2.dtsi 
b/arch/arm/dts/uniphier-proxstream2.dtsi
index 3ba6a4a..c7423ff 100644
--- a/arch/arm/dts/uniphier-proxstream2.dtsi
+++ b/arch/arm/dts/uniphier-proxstream2.dtsi
@@ -182,6 +182,10 @@
        };
 };
 
+&refclk {
+       clock-frequency = <25000000>;
+};
+
 &serial0 {
        clock-frequency = <88900000>;
 };
-- 
1.9.1

_______________________________________________
U-Boot mailing list
U-Boot@lists.denx.de
http://lists.denx.de/mailman/listinfo/u-boot

Reply via email to