Add the QorIQ DPAA 1 Frame Manager v3 device tree nodes for the
T102x SoCs. The device tree fragments are copied over with little
modification from the Linux kernel source code.

Signed-off-by: Madalin Bucur <madalin.bu...@oss.nxp.com>
---
 arch/powerpc/dts/t1023si-post.dtsi | 37 +++++++++++++++++++++++++++++++++++++
 arch/powerpc/dts/t1024si-post.dtsi | 10 ++++++++++
 2 files changed, 47 insertions(+)
 create mode 100644 arch/powerpc/dts/t1023si-post.dtsi
 create mode 100644 arch/powerpc/dts/t1024si-post.dtsi

diff --git a/arch/powerpc/dts/t1023si-post.dtsi 
b/arch/powerpc/dts/t1023si-post.dtsi
new file mode 100644
index 0000000..7284eb9
--- /dev/null
+++ b/arch/powerpc/dts/t1023si-post.dtsi
@@ -0,0 +1,37 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
+/*
+ * T1023 Silicon/SoC Device Tree Source (post include)
+ *
+ * Copyright 2014 Freescale Semiconductor Inc.
+ * Copyright 2019-2020 NXP
+ *
+ */
+
+&soc {
+
+/include/ "qoriq-clockgen2.dtsi"
+/include/ "qoriq-gpio-0.dtsi"
+/include/ "qoriq-gpio-1.dtsi"
+/include/ "qoriq-gpio-2.dtsi"
+/include/ "qoriq-gpio-3.dtsi"
+
+/* include used FMan blocks */
+/include/ "qoriq-fman3l-0.dtsi"
+/include/ "qoriq-fman3-0-10g-0-best-effort.dtsi"
+/include/ "qoriq-fman3-0-1g-1.dtsi"
+/include/ "qoriq-fman3-0-1g-2.dtsi"
+/include/ "qoriq-fman3-0-1g-3.dtsi"
+       fman@400000 {
+               enet0: ethernet@e0000 {
+               };
+
+               enet1: ethernet@e2000 {
+               };
+
+               enet2: ethernet@e4000 {
+               };
+
+               enet3: ethernet@e6000 {
+               };
+       };
+};
diff --git a/arch/powerpc/dts/t1024si-post.dtsi 
b/arch/powerpc/dts/t1024si-post.dtsi
new file mode 100644
index 0000000..8cdc508
--- /dev/null
+++ b/arch/powerpc/dts/t1024si-post.dtsi
@@ -0,0 +1,10 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
+/*
+ * T1024 Silicon/SoC Device Tree Source (post include)
+ *
+ * Copyright 2014 Freescale Semiconductor Inc.
+ * Copyright 2019-2020 NXP
+ *
+ */
+
+#include "t1023si-post.dtsi"
-- 
2.1.0

Reply via email to