On Thu, May 13, 2021 at 12:21:38PM +0200, Stefan Roese wrote: > Hi Tom, > > please pull the next batch of Marvell Armada related patches. Here the > summary log: > > ---------------------------------------------------------------- > - Add base support for Marvell OcteonTX2 CN9130 DB (mostly done > by Kostya) > - Sync Armada mvpp2 ethernet driver with Marvell version (misc Marvell > authors) > - Sync Armada 8k MMU setup with Marvell version (misc Marvell > authors) > - spi: kirkwood: Some fixes especially for baudrate generation > (misc Marvell authors) > - mvebu: x530: Reduce SPL image size (Stefan) > - Rename "rx_training" to "mvebu_comphy_rx_training" (Stefan) > ---------------------------------------------------------------- > > Here the Azure build: > > https://dev.azure.com/sr0718/u-boot/_build/results?buildId=87&view=results
Note that this isn't publicly viewable, I think there's some permission
stuff on your profile you need to adjust.
> It shows some issues with xilinx_versal_virt, which seem to be not
> related to this patch set and also occurred yesterday.
I bisected this down to:
commit 368b3f6db4540f913c436e5287be8356bc9a2891
Author: Stefan Chulski <stef...@marvell.com>
Date: Mon May 3 08:08:44 2021 +0200
phy: introduce 1000BaseX and 2500BaseX modes
Signed-off-by: Stefan Chulski <stef...@marvell.com>
Signed-off-by: Stefan Roese <s...@denx.de>
And while I'm not sure off-hand how it does it, it's causing the
breakage. Maybe something is overflowing now?
--
Tom
signature.asc
Description: PGP signature
