On Tue, Aug 30, 2022 at 11:50 AM Jit Loon Lim <jit.loon....@intel.com> wrote:
>
> From: Chee Hong Ang <chee.hong....@intel.com>
>
> QSPI driver perform chip select on every flash read/write
> access. The driver need to disable/enable the QSPI controller
> while performing chip select. This may cause some data lost
> especially the QSPI controller is configured to run at slower
> speed as it may take longer time to access the flash device.
> This patch prevent the driver from disable/enable the QSPI
> controller too soon and inadvertently halting any ongoing flash
> read/write access by ensuring the QSPI controller is always in
> idle mode after each read/write access.
>
> Signed-off-by: Chee Hong Ang <chee.hong....@intel.com>
> --

"FogBugz #516535:" This commit head is invalid for the upstream patch.

Reply via email to