Hi all!
I'm using UrJtag to program/erase Actel Fpgas. With previous urjtag (rev
1737) works fine. The ERASE file is executed in about 53 seconds. But
with latest UrJtag (rev 1868) the player reach the line 110 of the SVF
file and never finishes.
The line number 109 is:
RUNTEST IDLE 52000000E-6 SEC;
(of course the cause of the 52 seconds pause in the working UrJtag)
Maybe the compute of the number of clocks is wrong or something? Also I
noted that in the old version the CPU is quiet when playing the SVF, but
in the newer the CPU usage is high.
I can test with more recents revisions to limit the changes to compare.
Which ones I should test?
Some more details: for both versions I are cross-compiling UrJtag for
windows under Cygwin, and I use the FT2XX.DLL driver. I tried
configuring the cable to gnICE+ or FT2232. The cable is FT2232H based. I
attached the ERASE file.
Any suggestion is welcome!
Gastón.
!#ACTION ERASE_ALL;
!#PROCEDURE VERIFY_IDCODE
!# PROC_PRELOAD
!# PROC_ENABLE
!# DO_ERASE_ALL
!# DO_EXIT;
!#CREATOR Designer Version: 8.6.0.34;
!#CAPTURE 8.6.0.34;
!#DEVICE M1A3P600;
!#PACKAGE M1A3P600-pq208;
!#DATE 2009/11/03;
!#STAPL_VERSION JESD71;
!#IDCODE 03B261CF;
!#IDMASK 06FFFFFF;
!#DESIGN board_test_top;
!#CHECKSUM 2E9E;
!#SECURITY ENCRYPT CORE ;
!#ALG_VERSION 19;
!#MAP_VERSION 1;
!#TOOL_VERSION 1;
!#MAX_FREQ 10000000;
!#SILSIG 00000000;
!#TRACKING_SAR 76713;
!#SPEED_GRAD -2;
!#TEMP_GRAD COM;
FREQUENCY 4E6 HZ;
STATE RESET;
RUNTEST IDLE 5 TCK;
ENDIR IRPAUSE;
ENDDR DRPAUSE;
SIR 8 TDI(0F);
SDR 32 TDI(00000000);
STATE IDLE;
RUNTEST IDLE 1 TCK;
SDR 32 TDI(00000000) TDO(03B261CF) MASK(06FFFFFF);
ENDIR IRPAUSE;
ENDDR DRPAUSE;
SIR 8 TDI(DD);
SDR 128 TDI(00000000000000000000000000000000);
STATE IDLE;
RUNTEST IDLE 3 TCK;
STATE IDLE;
RUNTEST IDLE 165E-6 SEC;
ENDIR IRPAUSE;
ENDDR DRPAUSE;
SIR 8 TDI(0A);
SDR 128 TDI(ACDD6548CCB488863E291EB18FE95077);
STATE IDLE;
RUNTEST IDLE 3 TCK;
STATE IDLE;
RUNTEST IDLE 90E-6 SEC;
SDR 128 TDI(00000000000000000000000000000000)
TDO(C0000000000000000000000000000000)
MASK(C0000000000000000000000000000000);
ENDIR IRPAUSE;
ENDDR DRPAUSE;
SIR 8 TDI(01);
SDR 1056 TDI(9249249249249249249249249249249249249249249249249249249249249249249
2492492492492492492492492492492492492492492492492492492492492492492492492492
4924924924924924924924924924924924924924924924924924924924924924924924924924
924924924924924924924924924924924924924924924);
STATE IDLE;
RUNTEST IDLE 1 TCK;
ENDIR IRPAUSE;
ENDDR DRPAUSE;
SIR 8 TDI(C0);
STATE IDLE;
RUNTEST IDLE 1 TCK;
ENDIR IRPAUSE;
ENDDR DRPAUSE;
SIR 8 TDI(80);
SDR 18 TDI(00000);
STATE IDLE;
RUNTEST IDLE 3 TCK;
STATE IDLE;
RUNTEST IDLE 1875E-6 SEC;
SDR 18 TDI(00000) TDO(30000) MASK(30000);
ENDIR IRPAUSE;
ENDDR DRPAUSE;
SIR 8 TDI(DD);
SDR 128 TDI(00000000000000000000000000000000);
STATE IDLE;
RUNTEST IDLE 3 TCK;
STATE IDLE;
RUNTEST IDLE 165E-6 SEC;
ENDIR IRPAUSE;
ENDDR DRPAUSE;
SIR 8 TDI(0A);
SDR 128 TDI(ACDD6548CCB488863E291EB18FE95077);
STATE IDLE;
RUNTEST IDLE 3 TCK;
STATE IDLE;
RUNTEST IDLE 90E-6 SEC;
SDR 128 TDI(00000000000000000000000000000000)
TDO(C0000000000000000000000000000000)
MASK(C0000000000000000000000000000000);
! ACT_TE_TAG Erase FPGA Array and FlashROM ...
ENDIR IRPAUSE;
ENDDR DRPAUSE;
SIR 8 TDI(85);
SDR 23 TDI(7FC00F);
STATE IDLE;
RUNTEST IDLE 3 TCK;
ENDIR IRPAUSE;
ENDDR DRPAUSE;
SIR 8 TDI(84);
STATE IDLE;
RUNTEST IDLE 1 TCK;
STATE IDLE;
RUNTEST IDLE 52000000E-6 SEC;
SDR 5 TDI(00) TDO(00) MASK(0B);
ENDIR IRPAUSE;
ENDDR DRPAUSE;
SIR 8 TDI(9F);
SDR 3 TDI(7);
STATE IDLE;
RUNTEST IDLE 1 TCK;
ENDIR IRPAUSE;
ENDDR DRPAUSE;
SIR 8 TDI(9B);
SDR 128 TDI(FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF);
STATE IDLE;
RUNTEST IDLE 5 TCK;
STATE IDLE;
RUNTEST IDLE 10000E-6 SEC;
ENDIR IRPAUSE;
ENDDR DRPAUSE;
SIR 8 TDI(9F);
SDR 3 TDI(6);
STATE IDLE;
RUNTEST IDLE 1 TCK;
ENDIR IRPAUSE;
ENDDR DRPAUSE;
SIR 8 TDI(9B);
SDR 128 TDI(FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF);
STATE IDLE;
RUNTEST IDLE 5 TCK;
STATE IDLE;
RUNTEST IDLE 10000E-6 SEC;
ENDIR IRPAUSE;
ENDDR DRPAUSE;
SIR 8 TDI(9F);
SDR 3 TDI(5);
STATE IDLE;
RUNTEST IDLE 1 TCK;
ENDIR IRPAUSE;
ENDDR DRPAUSE;
SIR 8 TDI(9B);
SDR 128 TDI(FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF);
STATE IDLE;
RUNTEST IDLE 5 TCK;
STATE IDLE;
RUNTEST IDLE 10000E-6 SEC;
ENDIR IRPAUSE;
ENDDR DRPAUSE;
SIR 8 TDI(9F);
SDR 3 TDI(4);
STATE IDLE;
RUNTEST IDLE 1 TCK;
ENDIR IRPAUSE;
ENDDR DRPAUSE;
SIR 8 TDI(9B);
SDR 128 TDI(FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF);
STATE IDLE;
RUNTEST IDLE 5 TCK;
STATE IDLE;
RUNTEST IDLE 10000E-6 SEC;
ENDIR IRPAUSE;
ENDDR DRPAUSE;
SIR 8 TDI(9F);
SDR 3 TDI(3);
STATE IDLE;
RUNTEST IDLE 1 TCK;
ENDIR IRPAUSE;
ENDDR DRPAUSE;
SIR 8 TDI(9B);
SDR 128 TDI(FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF);
STATE IDLE;
RUNTEST IDLE 5 TCK;
STATE IDLE;
RUNTEST IDLE 10000E-6 SEC;
ENDIR IRPAUSE;
ENDDR DRPAUSE;
SIR 8 TDI(9F);
SDR 3 TDI(2);
STATE IDLE;
RUNTEST IDLE 1 TCK;
ENDIR IRPAUSE;
ENDDR DRPAUSE;
SIR 8 TDI(9B);
SDR 128 TDI(FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF);
STATE IDLE;
RUNTEST IDLE 5 TCK;
STATE IDLE;
RUNTEST IDLE 10000E-6 SEC;
ENDIR IRPAUSE;
ENDDR DRPAUSE;
SIR 8 TDI(9F);
SDR 3 TDI(1);
STATE IDLE;
RUNTEST IDLE 1 TCK;
ENDIR IRPAUSE;
ENDDR DRPAUSE;
SIR 8 TDI(9B);
SDR 128 TDI(FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF);
STATE IDLE;
RUNTEST IDLE 5 TCK;
STATE IDLE;
RUNTEST IDLE 10000E-6 SEC;
ENDIR IRPAUSE;
ENDDR DRPAUSE;
SIR 8 TDI(9F);
SDR 3 TDI(0);
STATE IDLE;
RUNTEST IDLE 1 TCK;
ENDIR IRPAUSE;
ENDDR DRPAUSE;
SIR 8 TDI(9B);
SDR 128 TDI(FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF);
STATE IDLE;
RUNTEST IDLE 5 TCK;
STATE IDLE;
RUNTEST IDLE 10000E-6 SEC;
ENDIR IRPAUSE;
ENDDR DRPAUSE;
SIR 8 TDI(A7);
SDR 128 TDI(FFFF003FFFFFFFFFFFFFFFFF86FE008F);
STATE IDLE;
RUNTEST IDLE 15 TCK;
ENDIR IRPAUSE;
ENDDR DRPAUSE;
SIR 8 TDI(84);
STATE IDLE;
RUNTEST IDLE 1 TCK;
STATE IDLE;
RUNTEST IDLE 8000E-6 SEC;
SDR 5 TDI(00) TDO(00) MASK(0B);
ENDIR IRPAUSE;
ENDDR DRPAUSE;
SIR 8 TDI(C0);
STATE IDLE;
RUNTEST IDLE 1 TCK;
ENDIR IRPAUSE;
ENDDR DRPAUSE;
SIR 8 TDI(A8);
STATE IDLE;
RUNTEST IDLE 3 TCK;
STATE IDLE;
RUNTEST IDLE 165E-6 SEC;
SDR 128 TDI(00000000000000000000000000000000)
TDO(FFFF003FFFFFFFFFFFFFFFFF86FE008F)
MASK(FFFFFFFFFFFFFFFFFFFFFFFFFE01FFC0);
ENDIR IRPAUSE;
ENDDR DRPAUSE;
SIR 8 TDI(81);
STATE IDLE;
RUNTEST IDLE 250E-6 SEC;
ENDIR IRPAUSE;
ENDDR DRPAUSE;
SIR 8 TDI(FF);
STATE IDLE;
RUNTEST IDLE 1 TCK;
STATE IDLE;
RUNTEST IDLE 250E-6 SEC;
------------------------------------------------------------------------------
Oracle to DB2 Conversion Guide: New IBM DB2 features make compatibility easy.
Learn about native support for PL/SQL, new data types, scalar functions,
improved concurrency, built-in packages, OCI, SQL*Plus, data movement tools,
best practices and more - all designed to run applications on both DB2 and
Oracle platforms. http://p.sf.net/sfu/oracle-sfdev2dev
_______________________________________________
UrJTAG-development mailing list
[email protected]
https://lists.sourceforge.net/lists/listinfo/urjtag-development
