Hi,
Can you create your own (VHDL) fold markers? (not sure if the terminolgy is
OK)
For example I have VHDL-code like below:
component bufg
port (
o : out std_ulogic;
i : in std_ulogic);
end component;
And when I'm at the first line in normal-mode and give zc command (fold
close) then I want to see it fold like:
+-- 5 lines: component bufg
Is this possible?
And if so, how to do this?
Rgds,
Eric
_________________________________________________________________
5.5%* 30 year fixed mortgage rate. Good credit refinance. Up to 5 free
quotes - *Terms
https://www2.nextag.com/goto.jsp?product=100000035&url=%2fst.jsp&tm=y&search=mortgage_text_links_88_h2a5d&s=4056&p=5117&disc=y&vers=910
