Anyone with some kind of architecture diagrams related to the 
memory management in APR?

Thanks,

Jean-Jacques Clar 

Reply via email to