Fourth of the patches that fixes the lines over 80 characters in reg.c

Signed-off-by: Iker Pedrosa <ikerpedro...@gmail.com>
---
 drivers/staging/winbond/reg.c | 33 ++++++++++++++++++++++-----------
 1 file changed, 22 insertions(+), 11 deletions(-)

diff --git a/drivers/staging/winbond/reg.c b/drivers/staging/winbond/reg.c
index 6aae4da..6d2ab1e 100644
--- a/drivers/staging/winbond/reg.c
+++ b/drivers/staging/winbond/reg.c
@@ -1187,46 +1187,57 @@ void RFSynthesizer_initial(struct hw_data *pHwData)
 
                /* ----- Calibration (3). RX baseband Gm-C filter auto-tuning */
                /* Calibration (3a). turn off ENCAL signal */
-               ltmp = (1 << 31) | (0 << 30) | (24 << 24) | 
BitReverse((0x00<<24) | 0xFAEDC0, 24);
+               ltmp = (1 << 31) | (0 << 30) | (24 << 24)
+                              | BitReverse((0x00<<24) | 0xFAEDC0, 24);
                Wb35Reg_WriteSync(pHwData, 0x0864, ltmp);
                /* Calibration (3b.0). RX filter auto-tuning BW: RFLBW=100 
(TC5376A+corner default;) */
-               ltmp = (1 << 31) | (0 << 30) | (24 << 24) | 
BitReverse((0x07<<24) | 0x0C68CE, 24);
+               ltmp = (1 << 31) | (0 << 30) | (24 << 24)
+                              | BitReverse((0x07<<24) | 0x0C68CE, 24);
                Wb35Reg_WriteSync(pHwData, 0x0864, ltmp);
                /* Calibration (3b). send RX reset signal */
-               ltmp = (1 << 31) | (0 << 30) | (24 << 24) | 
BitReverse((0x0F<<24) | 0x00401E, 24);
+               ltmp = (1 << 31) | (0 << 30) | (24 << 24)
+                              | BitReverse((0x0F<<24) | 0x00401E, 24);
                Wb35Reg_WriteSync(pHwData, 0x0864, ltmp);
                /* Calibration (3c). turn-on RX Gm-C filter auto-tuning */
-               ltmp = (1 << 31) | (0 << 30) | (24 << 24) | 
BitReverse((0x00<<24) | 0xFEEDC0, 24);
+               ltmp = (1 << 31) | (0 << 30) | (24 << 24)
+                              | BitReverse((0x00<<24) | 0xFEEDC0, 24);
                Wb35Reg_WriteSync(pHwData, 0x0864, ltmp);
                udelay(150); /* Sleep 150 us */
                /* Calibration (3e). turn off ENCAL signal */
-               ltmp = (1 << 31) | (0 << 30) | (24 << 24) | 
BitReverse((0x00<<24) | 0xFAEDC0, 24);
+               ltmp = (1 << 31) | (0 << 30) | (24 << 24)
+                              | BitReverse((0x00<<24) | 0xFAEDC0, 24);
                Wb35Reg_WriteSync(pHwData, 0x0864, ltmp);
 
                /* ----- Calibration (4). TX LO leakage calibration */
                /* Calibration (4a). TX LO leakage calibration */
-               ltmp = (1 << 31) | (0 << 30) | (24 << 24) | 
BitReverse((0x00<<24) | 0xFD6BC0, 24);
+               ltmp = (1 << 31) | (0 << 30) | (24 << 24)
+                              | BitReverse((0x00<<24) | 0xFD6BC0, 24);
                Wb35Reg_WriteSync(pHwData, 0x0864, ltmp);
                udelay(150); /* Sleep 150 us */
 
                /* ----- Calibration (5). RX DC offset calibration */
                /* Calibration (5a). turn off ENCAL signal and set to RX SW DC 
calibration mode */
-               ltmp = (1 << 31) | (0 << 30) | (24 << 24) | 
BitReverse((0x00<<24) | 0xFAEDC0, 24);
+               ltmp = (1 << 31) | (0 << 30) | (24 << 24)
+                              | BitReverse((0x00<<24) | 0xFAEDC0, 24);
                Wb35Reg_WriteSync(pHwData, 0x0864, ltmp);
                /* Calibration (5b). turn off AGC servo-loop & RSSI */
-               ltmp = (1 << 31) | (0 << 30) | (24 << 24) | 
BitReverse((0x01<<24) | 0xEBFFC2, 24);
+               ltmp = (1 << 31) | (0 << 30) | (24 << 24)
+                              | BitReverse((0x01<<24) | 0xEBFFC2, 24);
                Wb35Reg_WriteSync(pHwData, 0x0864, ltmp);
 
                /* for LNA=11 -------- */
                /* Calibration (5c-h). RX DC offset current bias ON; & LNA=11; 
RXVGA=111111 */
-               ltmp = (1 << 31) | (0 << 30) | (24 << 24) | 
BitReverse((0x06<<24) | 0x343FCC, 24);
+               ltmp = (1 << 31) | (0 << 30) | (24 << 24)
+                              | BitReverse((0x06<<24) | 0x343FCC, 24);
                Wb35Reg_WriteSync(pHwData, 0x0864, ltmp);
                /* Calibration (5d). turn on RX DC offset cal function; and 
waiting 2 msec cal time */
-               ltmp = (1 << 31) | (0 << 30) | (24 << 24) | 
BitReverse((0x00<<24) | 0xFF6DC0, 24);
+               ltmp = (1 << 31) | (0 << 30) | (24 << 24)
+                              | BitReverse((0x00<<24) | 0xFF6DC0, 24);
                Wb35Reg_WriteSync(pHwData, 0x0864, ltmp);
                usleep(2000);
                /* Calibration (5f). turn off ENCAL signal */
-               ltmp = (1 << 31) | (0 << 30) | (24 << 24) | 
BitReverse((0x00<<24) | 0xFAEDC0, 24);
+               ltmp = (1 << 31) | (0 << 30) | (24 << 24)
+                              | BitReverse((0x00<<24) | 0xFAEDC0, 24);
                Wb35Reg_WriteSync(pHwData, 0x0864, ltmp);
 
                /* for LNA=10 -------- */
-- 
1.8.1.2

_______________________________________________
devel mailing list
de...@linuxdriverproject.org
http://driverdev.linuxdriverproject.org/mailman/listinfo/driverdev-devel

Reply via email to