Hi,

1.       Bay Trail does not belong to Xeon processors. So, It is not 2) and not 
3).



2.       Hardware may place APs in wait for SIPI state from IA32 Manual when 
power-on, and only BSP runs the code.

>From BIOS review, BSP may send SIPI to wake up APs and place APs in hlt state 
>in one CPU MP DXE driver or one CPU PEIM driver or even in SEC module, it's 
>platform implementation choice.

Jeff

From: [email protected] [mailto:[email protected]]
Sent: Monday, October 20, 2014 6:51 PM
To: [email protected]
Subject: [edk2] [EDK2] Multi-processor Init in UEFI code

Hi, experts:
I am studying Intel 64 and IA-32 Architectures Software Developer's Manual 
Volume 3A.pdf .
I have a few questions about Multi-processor management.


1.       7.5 Multi-processor initialization In Chapter 7
......
The mechanism for carrying out the MP initialization protocol differs depending 
on the IA-32 processor family, as follows:
(1) For P6 family processors- The selection of the BSP and APs (see Section
7.5.1, "BSP and AP Processors") is handled through arbitration on the APIC bus,
using BIPI and FIPI messages. See Appendix C, "MP Initialization For P6 Family
Processors,"for a complete discussion of MP initialization for P6 family 
processors.
(2) Intel Xeon processors with family, model, and stepping IDs up to F09H-
The selection of the BSP and APs (see Section 7.5.1, "BSP and AP Processors") is
handled through arbitration on the systembus, using BIPI and FIPI messages
(see Section 7.5.3, "MP Initialization Protocol Algorithm for Intel Xeon 
Processors").
(3) Intel Xeon processors with family, model, and stepping IDs of F0AH and
beyond, 6E0H and beyond, 6F0H and beyond - The selection of the BSP and
APs is handled through a special system bus cycle, without using BIPI and FIPI
message arbitration (see Section 7.5.3, "MP Initialization Protocol Algorithm 
for Intel Xeon Processors").

So, current CPU(such as: bay trail ) uses method (2) or method (3) ?


2.       When to halt non-BSP cores in UEFI Code?

Usually only BSP runs BIOS code.

So when and where to halt non-BSP cores in UEFI Code?

In CPU PEIM? Or SEC phase code?

Best wishes,
------------------------------------------------------------------------------
Comprehensive Server Monitoring with Site24x7.
Monitor 10 servers for $9/Month.
Get alerted through email, SMS, voice calls or mobile push notifications.
Take corrective actions from your mobile device.
http://p.sf.net/sfu/Zoho
_______________________________________________
edk2-devel mailing list
[email protected]
https://lists.sourceforge.net/lists/listinfo/edk2-devel

Reply via email to