At 09:39 AM 6/20/2012, you wrote:
But I placed an N-transistor node from the mocmos technology and was
able to specify a value for "Width" and "length" in the "Node
Properties" form and the cell geometry changed accordingly? Isn't
this a parameterized cell by definition? Or are you referring to
some other capability when you say parametrized cell?
Of course you can change the size of a piece of geometry. But if you
have 1000 instances of a cell with a 2x3 transistor in it, every one
of those instances will have a 2x3 transistor in it. When I say
"parameterized cell", I'm refering to the capability of placing a
different parameter on each of those 1000 instances and have their
contents change accordingly. You can't do that in Electric (except
in with scalable transistors).
Can I not create my own "node" in which I can take user inputs such
as length, width, number of contacts on source-drain etc. to modify
the node. I want to create my own library of such custom nodes. In
commercial tools like Cadence I have done it using their SKILL
language. I am hoping that I can dig into Electric source code or
use the bean shell scripting capability to do similar implementation.
I want to make sure I understand the existence of this capability
correctly as I plan on using Electric for analog design and I cannot
see how I will be able to do this if I cannot create my custom nodes
with such capabilities as described above.
Typically, people build libraries with different strength gates. Then
they choose the ones they want when doing layout. It isn't necessary
in the schematic side of things, because you can parameterize everything.
-Steve
--
You received this message because you are subscribed to the Google Groups "Electric
VLSI Editor" group.
To post to this group, send email to [email protected].
To unsubscribe from this group, send email to
[email protected].
For more options, visit this group at
http://groups.google.com/group/electricvlsi?hl=en.
