Hello, Can we generate automatic layout by any means in Electric VLSI. Like by using Verilog code to generate layout or any similar thing possible in Electric VLSI.
-- You received this message because you are subscribed to the Google Groups "Electric VLSI Editor" group. To unsubscribe from this group and stop receiving emails from it, send an email to [email protected]. To view this discussion on the web visit https://groups.google.com/d/msgid/electricvlsi/9dd43207-dd55-426e-bef7-32a8989d9f8fn%40googlegroups.com.
