To be able to handle behavioral Verilog, the compiler (in Electric) needs to be upgraded so it can do the conversion from behavior to structure.

   -Steven Rubin

On 1/25/2022 8:36 PM, Ashwin Balagopal S ee17d200 wrote:
Oh that's interesting. I tried it out and it worked pretty well.

What needs to happen to be able to get it to synthesise behavioural netlists?

Ashwin

On Sun, 23 Jan, 2022, 9:56 pm Steven Rubin, <[email protected] <mailto:[email protected]>> wrote:

    Electric has placement and routing tools as well as a rudimentary
    "Silicon Compiler". You can read both VHDL and Verilog but they
    must be structural, not behavioral (which limits things). Then the
    automated tools can be run. It's not production-quality, but it works.

       -Steven Rubin

    On 1/23/2022 12:03 AM, '2020 11049' via Electric VLSI Editor wrote:
    Hello,

    Can we generate automatic layout by any means in Electric VLSI.
    Like by using Verilog code to generate layout or any similar
    thing possible in Electric VLSI.
-- You received this message because you are subscribed to the
    Google Groups "Electric VLSI Editor" group.
    To unsubscribe from this group and stop receiving emails from it,
    send an email to [email protected]
    <mailto:[email protected]>.
    To view this discussion on the web visit
    
https://groups.google.com/d/msgid/electricvlsi/9dd43207-dd55-426e-bef7-32a8989d9f8fn%40googlegroups.com
    
<https://groups.google.com/d/msgid/electricvlsi/9dd43207-dd55-426e-bef7-32a8989d9f8fn%40googlegroups.com?utm_medium=email&utm_source=footer>.
-- You received this message because you are subscribed to the Google
    Groups "Electric VLSI Editor" group.
    To unsubscribe from this group and stop receiving emails from it,
    send an email to [email protected]
    <mailto:[email protected]>.
    To view this discussion on the web visit
    
https://groups.google.com/d/msgid/electricvlsi/0810d631-2420-0053-9084-56a95f2bd160%40staticfreesoft.com
    
<https://groups.google.com/d/msgid/electricvlsi/0810d631-2420-0053-9084-56a95f2bd160%40staticfreesoft.com?utm_medium=email&utm_source=footer>.

--
You received this message because you are subscribed to the Google Groups "Electric VLSI Editor" group. To unsubscribe from this group and stop receiving emails from it, send an email to [email protected] <mailto:[email protected]>. To view this discussion on the web visit https://groups.google.com/d/msgid/electricvlsi/CAGGy1pom-U7nELbakNfDPkqDLRcrUsiSNnf25cRF5zPCZLBsLA%40mail.gmail.com <https://groups.google.com/d/msgid/electricvlsi/CAGGy1pom-U7nELbakNfDPkqDLRcrUsiSNnf25cRF5zPCZLBsLA%40mail.gmail.com?utm_medium=email&utm_source=footer>.

--
You received this message because you are subscribed to the Google Groups "Electric 
VLSI Editor" group.
To unsubscribe from this group and stop receiving emails from it, send an email 
to [email protected].
To view this discussion on the web visit 
https://groups.google.com/d/msgid/electricvlsi/e2e0360c-b060-7ecb-b26b-f018ba9d9659%40staticfreesoft.com.

Reply via email to